Wyniki wyszukiwania - BazTech

Ograniczanie wyników

1 Journal of Telecommunications and Information Technology

1 2005

Znaleziono wyników: 1

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: compact model coding

Sortuj według:

Ogranicz wyniki do:

Standardization of the compact model coding: non-fully depleted SOI MOSFET example

Grabiński W., Tomaszewski D., Lemaitre L., Jakubowski A.

Journal of Telecommunications and Information Technology

2005

nr 1

135-141

The initiative to standardize compact (SPICE-like) modelling has recently gained momentum in the semiconductor industry. Some of the important issues of the compact modelling must be addressed, such as accuracy, testing, availability, version control, verification and validation. Most compact models developed in the past did not account for these key issues which are of highest importance when introducing a new compact model to the semiconductor industry in particular going beyond the ITRS roadmap technological 100 nm node. An important application for non-fully depleted SOI technology is high performance microprocessors, other high speed logic chips, as well as analogue RF circuits. The IC design process requires a compact model that describes in detail the electrical characteristics of SOI MOSFET transistors. In this paper a non-fully depleted SOI MOSFET model and its Verilog-AMS description will be presented.