In the paper the authors summerise their works on power dissipation reducing in combinational digital VLSI circuits. The reduction is obtained thanks to proper logic synthesis which consists in the decrease of circuit switching activity and is a part of complex multiobjective optimisation. As a consequence, less complicated, smaller, more reliable and faster digital circuits can be designed. The proposed new synthesis method is illustrated with some examples. The benchmark is included.
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.