It is a fairly hard task TO design hardware that implements recursive computations using a repetitive style, which is supported in mast hardware description languages suck as VHDL and Verilog. In this paper we show how one can very elegant and rapidly yield hardware models that implement recursive computations. The hardware model is expressed in the most popular hardware description language VHDL As a case study, we implement the Karatsuba-Ofman's divide-and-conquer multiplication algorithm. The generated hardware is efficient in terms of response time and compact in terms of hardware area.
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.