The technology of CMOS very large-scale integrated circuits (VLSI) has achieved remarkable advances over last 25 years and the progress is expected to continue well into this century. However, even before the minimum feature sizes of the active VLSI devices reach the fundamental limits, this evolution is expected to encounter severe technological and economic problems when the dimensions go below sub-quarter micron, the so called ultra deep submicron (UDSM). There are many physical effects that need to be addressed while modelling UDSM devices , such as quantization of the inversion layer, mobility degradation, carrier velocity saturation and overshoot, polydepletion effects. In this paper, the advances in compact MOSFET devices will be illustrated using application examples of the EPEL-EKV model.
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.