Ewolucyjne projektowanie kombinacyjnych układów cyfrowych: stan obecny, główne problemy i perspektywy

• Autorzy: Słowik, A. , Białko, M.

Warianty tytułu

EN

Evolutionary design of combinational digital circuits: state of the art, main problems, and future trends

• Języki publikacji: PL

Abstrakty

PL

W artykule przedstawiono stan obecny, główne problemy oraz perspektywy dotyczące ewolucyjnego projektowania kombinacyjnych układów cyfrowych. Krótko scharakteryzowano istniejące algorytmy ewolucyjnego projek-towania układów kombinacyjnych oraz przedstawiono ich ogólną koncepcję. Wskazano również główne problemy tych algorytmów oraz potencjalne sposoby ich eliminacji.

EN

In this paper a state of the art, main problems and future trends concerning evolutionary design algorithms of combinational digital circuits are shortly characterized. General concept of these algorithms is presented, and main problems such as scaling is described, and potential ways of their eliminations are shown.

Słowa kluczowe

PL

ewolucyjne projektowanie; kombinacyjne układy cyfrowe; algorytmy ewolucyjnego projektowania

EN

evolutionary design; combinational digital circuits; evolutionary design algorithms

• Czasopismo: Zeszyty Naukowe Wydziału ETI Politechniki Gdańskiej. Technologie Informacyjne
• Rocznik: 2008
• Tom: T. 15
• Strony: 99-104
• Opis fizyczny: Bibliogr. 16 poz., rys.

Twórcy

autor

Słowik, A.

autor

Białko, M.

• Politechnika Koszalińska, Katedra Inżynierii Komputerowej

Bibliografia

• [1] Greene J.: Simulated Evolution and Adaptive Search in Engineering Design. Experiences at the University of Cape Town, in 2nd Online Workshop on Soft Computing, July, 1997.
• [2] Louis, Sushil J.: Genetic Algorithms as a Computational Tool for Design. Ph. D. Dissertation, Department of Computer Science, Indiana University, 1993.
• [3] Koza, John R.: Genetic Programming. On the Programming of Computers by Means of Natural Selection. The Mit Press, 1992.
• [4] Coello Coello C., Christiansen A., Hemandez A.: Using Genetic Algorithms to Design Combinational Logic Circuits. ANNIE'96. Intelligent Engineering, through Artificial Neural Networks, Volume 6. Smart Engineering Systems: Neural Networks, Fuzzy Logic and Evolutionary Programming. Edited by: Cihan H. Dagli, Metin Akay, C. L. Philip Chen, Benito R. Femandez and Joydeep Ghosh, pp. 391--396. November, 1996.
• [5] Miller J. F., Thomson P., Fogarty T: Designing Electronic Circuits Using Evolutionary Algorithms. Arithmetic Circuits: A Case Study. Genetic Algorithms and Evolution Strategy in Engineering and Computer Science, pages 105-131, Wiley, Chichester, England, 1997.
• [6] Kalganova T., Miller J., Fogarty T.: Same Aspects of the Evolvable Hardware for Multiple-Valued Combinational Circuit Design. Proceedings of the Second Interantional Conference on Evolvable Systems (ICES'98), pages 78-89, Lausanne, Switzerland, 1998, Springer- Verlag.
• [7] Miller J., Kalganova T., Lipnitskaya N., Job D.: The Genetic Algorithm as a Discovery Engine: Strange Circuits and New Principles. In Proceedings of the AISB Symposium on Creative Evolutionary Systems (CES'99), Edinburgh, OK, 1999.
• [8] Kalganova T., Miller J.: Evolving more efficient digital circuits by allowing circuit layout and multi-objectivefitness. Proceedings of the First NASA/DoD Workshop on Evolvable Hardware, pages 54-63, Los Alamitos, California, 1999.
• [9] Coello Coello C., Hemandez A., Buckles B.: Evolutionary Multiobjective Design of Combinational Logic Circuits. Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware, pages 161-170, Los Alamitos, Califomia, July 2000.
• [10] Schaffer J. D.: Multiple Objective Optimization with Vector Evaluated Genetic Algorithms. In Genetic Algorithms and their Applications: Proceedings of the First International Conference on Genetic Algorithms, pages 93- 100, Lawrence Erlbaum, 1985
• [11] Vassilev V., Job D., Miller J.: Towards the automatic design of more efficient digital circuits. In J. Lohn, A. Stoica, and D. Keymeulen, editors, The Second NASA/DoD workshop on Evolvable Hardware, pages 151--160, PaloAlto, California, 13-152000. IEEE Computer Society
• [12] Nilagupta P., Ou-thong N.: Logic Junction minimization base on transistor count using genetic algorithm. Proc. 3rd Information and Computer Engineering Postgraduate Workshop, Songkla, Thailand, 2003.
• [13] Słowik A., Białko M.: Design and Optimization of Combinational Digital Circuits Using Modified Evolutionary Algorithm. Proc. Of ICAISC 2004, Lecture Notes in Artificial Intelligence, Volume 3070/2004, pp. 468-473, 2004.
• [14] Perez E., Coello Coello C., Hemandez A.: Extraction and Reuse oj Design Patterns from Genetic Algorithms using Case-Based Reasoning. Soft Computing---A Fusion of Foundations, Methodologies and Applications, Springer-Verlag, Vol. 9, No. 1, pp. 44--53, January 2005.
• [15] Słowik A., Białko M.: Evolutionary Design and Optimization of Combinational Digital Circuits with Respect to Transistor Count. Bulletin of the Polish Academy of Sciences, Technical Sciences, Volume 54, Number 4, pp. 437-442, 2006.
• [16] Luba T.: Synteza układów cyfrowych. WKŁ, Warszawa, 2003.