Wyniki wyszukiwania - BazTech

Ograniczanie wyników

Powiadomienia systemowe

Sesja wygasła!

Znaleziono wyników: 2

Liczba wyników na stronie

Wyniki wyszukiwania

Sortuj według:

Ogranicz wyniki do:

High-Level Design Methodology for Ultra-Fast Software Defined Radio Prototyping on Heterogeneous Platform

Moy Ch., Raulet M.

Advances in Electronics and Telecommunications

2010

Vol. 1, no. 1

67--85

The design of Software Defined Radio (SDR) equipments (terminals, base stations, etc.) is still very challenging. We propose here a design methodology for ultra-fast prototyping on heterogeneous platforms made of GPPs (General Purpose Processors), DSPs (Digital Signal Processors) and FPGAs (Field Programmable Gate Array). Lying on a component-based approach, the methodology mainly aims at automating as much as possible the design from an algorithmic validation to a multi-processing heterogeneous implementation. The proposed methodology is based on the SynDEx CAD design approach, which was originally dedicated to multi-GPPs networks. We show how this was changed so that it is made appropriate with an embedded context of DSP. The implication of FPGAs is then addressed and integrated in the design approach with very little restrictions. Apart from a manual HW/SW partitioning, all other operations may be kept automatic in a heterogeneous processing context. The targeted granularity of the components, which are to be assembled in the design flow, is roughly the same size asthat of a FFT, a filter or a Viterbi decoder for instance. The reuse of third party or predeveloped IPs is a basis for this design approach. Thanks to the proposed design methodology it is possible to port “ultra” fast a radio application over several platforms. In addition, the proposed design methodology is not restricted to SDR equipment design, and can be useful for any real-time embedded heterogeneous design in a prototyping context.

Modelling minor hysteresis loops of high silicon steel using the modified Jiles-Atherton approach

Chwastek K., Szczygłowski J., Wilczyński W., Marion R., Raulet M., Zitouni Y., Krähenbuűhl L.

Przegląd Elektrotechniczny

2009

R. 85, nr 1

68-70

The paper describes modelling of minor hysteresis loops under quasi-static conditions, with a technique combining Jiles-Atherton approach and product Preisach model. The modelling strategy consisted in making two of model parameters dependent on relative magnetization level. The modelling results were compared to experimental data for the state-of-the-art core material - microcrystalline high silicon steel. Satisfactory agreement between the measured and the modelled values was obtained.

Artykuł opisuje modelowanie pętli histerezy nie osiągających nasycenia w warunkach quasi-statycznego przemagnesowania. Wykorzystano model, będący hybrydą opisu zaproponowanego przez Jilesa i Athertona i zmodyfikowanego modelu Preisacha. Dwa parametry modelu zostały wyrażone jako funkcje względnego poziomu namagnesowania. Zamodelowane krzywe histerezy porównano z krzywymi pomiarowymi dla nowoczesnej mikrokrystalicznej blachy elektrotechnicznej o podwyższonej zawartości krzemu. Uzyskano zadowalającą zgodność między modelem a eksperymentem.