Wyniki wyszukiwania - BazTech

Ograniczanie wyników

1 Electronics and Telecommunications Quarterly

1 2009

Znaleziono wyników: 1

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: układy synchronicznej pętli fazowej

Sortuj według:

Ogranicz wyniki do:

A Behavioral Model for Sigma Delta Fractional PLL and Applications to Circuit Dimensioning

Duarte R., Fernandes J. R.

Electronics and Telecommunications Quarterly

2009

Vol. 55, No 4

563-575

This paper presents an accurate high level model for the design of sigma-delta fractional Phase locked loop (PLL) architectures. High level models provide simulation speedups of about two orders of magnitude when compared to transistor level simulation. When compared to other models presented in the literature the proposed model has the advantage of having the frequency instead of phase as the output of the VCO. This approach greatly simplifies the implementation of the PLL blocks and results in an increase of the overall model performance. Several nonlinear phenomenons's such as cycle slipping, spurious signals and phase noise are also accurately modelled. Finally, this paper combines genetic algorithms with the proposed behavioral model to optimize the PLL parameters and reduce the impact of the sigma-delta phase noise.