Wyniki wyszukiwania - BazTech

Ograniczanie wyników

Znaleziono wyników: 2

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: układy PLL

Sortuj według:

Ogranicz wyniki do:

Phase locked loop and synchronization methods for grid-interfaced converters: a review

Guo X-Q., Wu W-Y., Gu H-R.

Przegląd Elektrotechniczny

2011

R. 87, nr 4

182-187

Phase locked loop and synchronization techniques are one of the most important issues for operating grid-interfaced converters in practical applications, which involve Distributed Power Generation Systems, Flexible AC Transmission Systems (FACTS), and High Voltage Direct Current (HVDC) Transmission, and so on. This paper presents a comprehensive review of the recently developed phase locked loop and synchronization methods, then a comparison and selection guide are provided. Finally, a list of more than 40 technical papers is also appended for a quick reference.

Techniki PLL i synchronizacji są ważnymi elementami przetworników w systemach sieciowych, takich jak: rozproszonych systemach mocy, FACTs czy HVDC. Artykuł przedstawia przegląd tego typu metod a następnie porównanie tych metod. Na końcu ponad 40 podstawowych artykułów z tej tematyki jest przedstawionych.

A Behavioral Model for Sigma Delta Fractional PLL and Applications to Circuit Dimensioning

Duarte R., Fernandes J. R.

Electronics and Telecommunications Quarterly

2009

Vol. 55, No 4

563-575

This paper presents an accurate high level model for the design of sigma-delta fractional Phase locked loop (PLL) architectures. High level models provide simulation speedups of about two orders of magnitude when compared to transistor level simulation. When compared to other models presented in the literature the proposed model has the advantage of having the frequency instead of phase as the output of the VCO. This approach greatly simplifies the implementation of the PLL blocks and results in an increase of the overall model performance. Several nonlinear phenomenons's such as cycle slipping, spurious signals and phase noise are also accurately modelled. Finally, this paper combines genetic algorithms with the proposed behavioral model to optimize the PLL parameters and reduce the impact of the sigma-delta phase noise.