Wyniki wyszukiwania - BazTech

Ograniczanie wyników

Znaleziono wyników: 1

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: timed logic

Sortuj według:

Ogranicz wyniki do:

SAT-based bounded model checking for timed interpreted systems and the RTECTLK properties

Woźna-Szcześniak B., Szcześniak I.

Scientific Issues of Jan Długosz University in Częstochowa. Mathematics

2015

Vol. 20

69--81

We define an SAT-based bounded model checking (BMC) method for RTECTLK (the existential fragment of the real-time computation tree logic with knowledge) that is interpreted over timed models generated by timed interpreted systems. Specifically, we translate the model checking problem for RTECTLK to the model checking problem for a variant of branching temporal logic (called EyCTLK) interpreted over an abstract model, and we redefine an SAT-based BMC technique for EyCTLK.