Wyniki wyszukiwania - BazTech

Ograniczanie wyników

1 2016

Znaleziono wyników: 1

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: symbolic decomposition

Sortuj według:

Ogranicz wyniki do:

Optimization problems in the synthesis of multiple-valued logic networks

Deniziak S., Wiśniewski M., Kurczyna K.

Measurement Automation Monitoring

2016

Vol. 62, No. 5

166--168

The paper discusses some aspects of FPGA-oriented synthesis of multiple-valued logic (MVL) network, i.e. a network of modules connected by multiple-valued signals. MVL networks are built during high-level synthesis, as a source specification of logical systems or during re-synthesis of gate-level circuits. FPGA-oriented synthesis of MVL is based on decomposing modules into smaller ones, each fitting in one logic cell. In this paper, we show that the order, according to which the modules are decomposed, has a great influence on the efficiency of the synthesis. This paper presents the case study which demonstrates the above problem as well as some experimental results and conclusions.