The paper presents an aspects of remote autogeneration of hardware structures. The solution is an online application, that is running on the server side and allows to design a particular filters and other selected hardware and generate its structure in the form of VHDL, dedicated to FPGA design environments. The paper also addresses the problem of parameterization of algorithms used to generate the hardware structures and current developement state of the application.
2
Dostęp do pełnego tekstu na zewnętrznej witrynie WWW
The paper presents application called FIReWORK, that allows for automatic creation of the VHDL hardware structures of FIR filters. Automatically generated specialized hardware solutions dedicated to the FPGA and ASIC are commonly known as Intellectual Property Cores. The essential future of the application is easy initialization of FIR filter parameters in GUI, and then automatically design, calculate and generate the IP Core structure of the filter. The hardware realization is based on the Residue Number System, as a main arithmetic. Current structure of the application, the main objectives of the project, design assumptions and benefits are discussed.
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.