Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników

Znaleziono wyników: 4

Liczba wyników na stronie
first rewind previous Strona / 1 next fast forward last
Wyniki wyszukiwania
Wyszukiwano:
w słowach kluczowych:  silicon-on-insulator (SOI)
help Sortuj według:

help Ogranicz wyniki do:
first rewind previous Strona / 1 next fast forward last
EN
In this paper, an improved effective index method (EIM) for designing planar multimode waveguides on the silicon-on-insulator (SOI) platform is presented. The proposed method predicts the evolution of the fields more accurately than the conventional effective index method. This improved method is particularly suited to the design of multimode interference (MMI) couplers.
2
Content available remote Optical switch based on cascaded SOI nonlinear directional coupler
EN
In this paper, we calculate three effective refractive indexes for cascaded silicon-on-insulator (SOI) nonlinear directional coupler. For each effective refractive index, the coupling length LC, core-to-distance-ratio K and switching threshold power Pi, m are calculated, respectively. However, there are some fabrication errors, which are ?W, ?H, ?K in the height of Si layer and width of Si layer and error of core-to-distance-ratio. We have analyzed the influence of power transmission efficiency Ti, j and relative transmission efficiency error ?i, j caused by the change of ?W, ?H, ?K. Furthermore, we find the tolerance range of ?W, ?H, ?K for Ti, j and ?i, j in couplers a, b, c. The other four input pulses with different powers are switched to four different ports. Although output pulses show some little compression and loss, the value of ? is very small and output pulse waveforms are not affected seriously. The basic switching function has been realized, so this design is proved to be effective.
EN
In the present paper, the interest of wideband characterization for the development of integrated technologies is highlighted through several advanced devices, such as 120 nm partially depleted (PD) silicon-on-insulator (SOI) MOSFETs, 120 nm dynamic threshold (DT) voltage - SOI MOSFETs, 50 nm FinFETs as well as long-channel planar double gate (DG) MOSFETs.
4
Content available Challenges for 10 nm MOSFET process integration
EN
An overview of critical integration issues for future generation MOSFETs towards 10 nm gate length is presented. Novel materials and innovative structures are discussed. The need for high-k gate dielectrics and a metal gate electrode is discussed. Different techniques for strain-enhanced mobility are discussed. As an example, ultra thin body SOI devices with high mobility SiGe channels are demonstrated.
first rewind previous Strona / 1 next fast forward last
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.