Wyniki wyszukiwania - BazTech

Ograniczanie wyników

2 2020

Znaleziono wyników: 2

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: sample and hold

Sortuj według:

Ogranicz wyniki do:

A simple and accurate CMOS Sample-and-Hold Circuit using Dual Output-OTA

Nonthaputha Thanat

Przegląd Elektrotechniczny

2020

R. 96, nr 10

163--166

A new CMOS sample-and-hold (S/H) circuit using dual output-operational transconductance amplifier (DO-OTA), one resistor and one capacitor is presented. It is unlike conventional S/H circuit. The proposed circuit has not use a switched-capacitor, switched-current or MOS switches for on-off switch but it uses an on-off DO-OTA by bias current that replace them. The proposed S/H circuit is high speed on-off status of switch and without buffer circuit can be obtained. However, it is a very simple circuit, high accuracy, low-power consumption and suitable for signal processing applications by using on the first part of analog to digital converter. The simulation results are used to confirm the workability of the proposed circuit.

W pracy zaprezentowano nową koncepcję układu sample and Hold bazującą na transkonduktancyjnym wzmacniaczu DO-OYA. Proponowany układ nie wykorzystuje przełączanego kondensatora I zamast tego wykorzystuje przełączany prąd układu DO-OTA.

Review of peak signal detection methods in nanosecond pulses monitoring

Achtenberg Krzysztof, Mikołajczyk Janusz, Szabra Dariusz, Prokopiuk Artur, Bielecki Zbigniew

Metrology and Measurement Systems

2020

Vol. 27, nr 2

203--218

The paper is a review of analog and digital electronics dedicated to monitor nanosecond pulses. Choosing the optimal peak detector construction depends on many factors for example precision, complexity, or costs. The work shows some virtues and limitations of selected peak detection methods, for example standard peak detector with rectifier, sample and hold circuit with triggering units and ADC fast acquisition. However, the main attention is paid to problems of results from effective triggering signal for sample and hold operation. The obtained results allow for designing a peak detector construction as an alternative for costly and very complex fast acquisition systems based on ADC and FPGA technologies.