Wyniki wyszukiwania - BazTech

Ograniczanie wyników

2 International Journal of Microelectronics and Computer Science

Znaleziono wyników: 2

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: processor-centric board

Sortuj według:

Ogranicz wyniki do:

In-system programming of non-volatile memories on microprocessor-centric boards

Tsertov A, Devadze S., Jutman A., Jasnetski A

International Journal of Microelectronics and Computer Science

2014

Vol. 5, nr 1

25--34

With the continuous growth of capacity of non-volatile memories (NVM) in-system programming (ISP) has become the most time-consuming step in post-assembly phase of board manufacturing. This paper presents a method to assess ISP solutions for on-chip and on-board NVMs. The major contribution of the approach is the formal basis for evaluation of the state-of-the-art ISP solutions. The proposed comparison pin-points the time losses, that can be eliminated by the use of multiple page buffers. The technique has proven to achieve exceptionally short programming time, which is close to the operational speed limit of modern NVMs. The method is based on the ubiquitous JTAG access bus which makes it applicable for the most board manufacturing strategies despite a slow nature of JTAG bus.

On In-System Programming of Non-volatile Memories

Tsertov A, Devadze S., Jutman A, Jasnetski a

International Journal of Microelectronics and Computer Science

2013

Vol. 4, nr 2

72--78

With the continuous growth of capacity of non-volatile memories (NVM) in-system programming (ISP) has become the most time-consuming step in post-assembly phase of board manufacturing. This paper presents a method to assess ISP solutions for on-chip and on-board NVMs. The major contribution of the approach is the formal basis for comparison of state-of-the-art ISP solutions. The effective comparison pin-points the time losses, that can be eliminated by the use of multiple page buffers. The technique has proven to achieve exceptionally short programming time, which is close to the operational speed limit of modern NVMs. The method is based on the ubiquitous JTAG access bus which makes it applicable for the most board manufacturing strategies despite a slow nature of JTAG bus.