The paper deals with fault location of the PWL type analog circuits based on verification approach and hybrid equations. In the first part of the paper the diagnostic equation, fault models and algorithm of the method are described. For verification of fault hypothesis the residual square sum criterion is applied. Theoretical considerations have been illustrated by example of single fault diagnosis of the three-stage transistor amplifier. The method could be used also to diagnosis of circuits with multiple faults.
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.