Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników

Znaleziono wyników: 5

Liczba wyników na stronie
first rewind previous Strona / 1 next fast forward last
Wyniki wyszukiwania
Wyszukiwano:
w słowach kluczowych:  parasitics
help Sortuj według:

help Ogranicz wyniki do:
first rewind previous Strona / 1 next fast forward last
EN
This paper presents an extended form of Feedback Linearisation Control (FBLC), which is tested in a non-ideal buck converter in Continuous-conduction Mode (CCM). The FBLC is often used in power electronics to control a non-linear system, due to its advantageous properties. The application of the error integrator shows better steady-state and transient properties, such as a decrease of inrush current. The linearised system has been controlled by the pole placement and the technique is illustrated through an example and simulated via Matlab. The results have been compared by using a classical PID controller, allowing the benefits of FBLC to be highlighted.
EN
The paper is a structured, in-depth analysis of dual active bridge modeling. In the research new, profound dual active bridge converter (DAB) circuit model is presented. Contrary to already described idealized models, all critical elements including numerous parasitic components were described. The novelty is the consideration of a threshold voltage of diodes and transistors in the converter equations. Furthermore, a lossy model of leakage inductance in an AC circuit is also included. Based on the circuit equations, a small-signal dual active bridge converter model is described. That led to developing control of the input and output transfer function of the dual active bridge converter model. The comparison of the idealized model, circuit simulation (PLECS), and an experimental model was conducted methodically and confirmed the high compatibility of the introduced mathematical model with the experimental one. Proposed transfer functions can be used when designing control of systems containing multiple converters accelerating the design process, and accurately reproducing the existing systems, which was also reported in the paper.
EN
This work evaluates the influence of gate drive circuitry to cascode GaN device’s switching waveforms. This is done by comparing three PCBs using three double-pulse-test (DPT) with different gate driving loop design. Among important parasitic elements, source-side inductance shows a significant impact to gate-source voltage waveform. A simulation model based on experimental measurement of the cascode GaNFET used in this work is modified by author. The simulation model is implemented in a synchronous buck converter topology and hereby to assess the impact of gate driving loop of cascode GaN device in both continuous conduction mode (CCM) and critical conduction mode (CRM). Apart from simulation, a synchronous buck converter prototype is presented for experimental evaluation, which shows a 99.15% efficiency at 5A under soft-switching operation (CRM) with a 59ns dead-time.
4
Content available remote Millimeter-Wave switched beam antenna with parasitic ring for 5G applications
EN
This paper proposes the switched beam antenna with a parasitic ring on single patch which operate at 5G frequency. 28.5 GHz frequency band which is one band of millimeter-wave for 5G applications is used to design the antenna. Beam direction can be switched by shorted circuit at patch and parasitic. There are 4 cases of beam switching with maximum gain of 8.06 dBi. In this paper, the single element switched beam antenna which high gain, low profile and small in size is achieved.
PL
Przedstawiono antenę z przełączanym strumieniem pracującą przy częstotliwości 28,5 GHz co umożliwia pracę w zakresie fal milimetrowych systemu 5G. Możliwe jest przełączanie między czterema strumieniami ze wzmocnieniem 8.06 dBi.
EN
In this work, a new automated method for determining the substrate resistance is presented. It exploits a geometric formulation of the current streamlines between coupled structures and builds an analytical model for the substrate resistance. Both simulation and measurement data are utilized in order to show the validity of the proposed scheme. The measurement data are obtained from a fabricated test chip. The results show that the proposed method succeeds in computing the substrate resistance while the average error falls within 5%.
first rewind previous Strona / 1 next fast forward last
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.