Wyniki wyszukiwania - BazTech

Ograniczanie wyników

1 International Journal of Microelectronics and Computer Science

1 2013

Znaleziono wyników: 1

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: multiply-accumulate

Sortuj według:

Ogranicz wyniki do:

FPGA implementations of low precision floating point multiply-accumulate

Amaricai A., Boncalo O., Sicoe O

International Journal of Microelectronics and Computer Science

2013

Vol. 4, nr 4

159--163

Floating point (FP) multiply-accumulate (MAC) represents one of the most important operations in a wide range of applications, such as DSP, multimedia or graphic processing. This paper presents a FP MAC half precision (16-bit) FPGA implementation. The main contribution of this work is represented by the utilization of modern FPGA DSP block for performing both mantissa multiplication and mantissa accumulation. In order to use the DSP block for these operations, the alignment right shifts are performed before the multiply-add stage: a right shift on one of the multiplicand, and, a left shift for the other. This results in efficient DSP usage; thus both cost savings and higher performance (high working frequencies and low latencies) are targeted for MAC operations.