Wyniki wyszukiwania - BazTech

Ograniczanie wyników

1 International Journal of Electronics and Telecommunications

1 2016

Znaleziono wyników: 1

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: low-power CMOS design

Sortuj według:

Ogranicz wyniki do:

Low-Power High-Speed Double Gate 1-bit Full Adder Cell

Kumar R., Roy S., Bhunia C. T.

International Journal of Electronics and Telecommunications

2016

Vol. 62, No. 4

329--334

In this paper, we proposed an efficient full adder circuit using 16 transistors. The proposed high-speed adder circuit is able to operate at very low voltage and maintain the proper output voltage swing and also balance the power consumption and speed. Proposed design is based on CMOS mixed threshold voltage logic (MTVL) and implemented in 180nm CMOS technology. In the proposed technique the most time-consuming and power consuming XOR gates and multiplexer are designed using MTVL scheme. The maximum average power consumed by the proposed circuit is 6.94μW at 1.8V supply voltage and frequency of 500 MHz, which is less than other conventional methods. Power, delay, and area are optimized by using pass transistor logic and verified using the SPICE simulation tool at desired broad frequency range. It is also observed that the proposed design may be successfully utilized in many cases, especially whenever the lowest power consumption and delay are aimed.