Wyniki wyszukiwania - BazTech

Ograniczanie wyników

Znaleziono wyników: 1

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: hybrid pipeline architecture

Sortuj według:

Ogranicz wyniki do:

The parallel image processing on the TMS320C80 multiprocessor system

Gajer M.

Image Processing & Communications

1999

Vol. 5, no 1

57-65

In the paper the usage of the Texas Instruments multiprocessor chip the TMS320C80 for the parallel image processing is describe. In the real-time implementations of image processing algorithms the performance time is a critical parameter, so very often multiprocessor solutions must be used. The TMS320C80 is composed of one master RISC processor and four parallel DSP processors specialised for efficient image processing. Because these processors are quite loosely coupled and they communicate through the common memory, it is possible to implement for this system many different types of multiprocessor architecture. In the paper the results obtained during the implementation of the chosen image processing algorithms for the different architectures such as SIMD, MIMD, MISD and pipeline structure are presented. The attention is paid to the problem of the matching image processing algorithm to the proper multiprocessor architecture in order the computation time to be minimised.