Wyniki wyszukiwania - BazTech

Ograniczanie wyników

2 International Journal of Electronics and Telecommunications

Znaleziono wyników: 2

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: heterogeneous programmable structures

Sortuj według:

Ogranicz wyniki do:

Modeling the Arithmetic Decomposition of DA-LUT Block for Heterogeneous FPGA Structures

Staworko M., Rawski M.

International Journal of Electronics and Telecommunications

2012

Vol. 58, No. 4

335-344

Distributed arithmetic is well known technique of designing FIR filters in FPGA devices. The quality of such filter implementation strongly depends on synthesis results of the DALUT block. Heterogeneity of modern FPGA structures introduces new possibilities into implementation process, that may lead to better results, but also makes it more complicated. This paper presents the simple mathematical model for estimating the necessary FPGA resources to implement DA-LUT using decomposition-based approach. The model takes into account the type of logic cells or memory blocks used for decomposition process. The proposed model is help ful to determinate the DALUT decomposition strategy for further automation of modified distributed arithmetic decomposition method.

Modified Distributed Arithmetic Concept for Implementations Targeted at Heterogeneous FPGAs

Rawski M.

International Journal of Electronics and Telecommunications

2010

Vol. 56, No. 4

345-350

Distributed Arithmetic (DA) plays an important role in designing digital signal processing modules for FPGA architectures. It allows replacing multiply-and-accumulate (MAC) operations with combinational blocks. The quality of implementations based on DA strongly depends on efficiency of methods that map combinational DA block into FPGA resources. Since modern FPGAs have heterogeneous structure, there is a need for quality algorithms to target these structures and the need for flexible architecture exploration aiding in appropriate mapping. The paper presents a modification of DA concept that allows for very efficient implementation in heterogeneous FPGA architectures.