Wyniki wyszukiwania - BazTech

Ograniczanie wyników

1 Materials Science Poland

1 2010

Znaleziono wyników: 1

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: double patterning

Sortuj według:

Ogranicz wyniki do:

Advances in flash memory devices

Ludwig C., Beug M. F., Küsters K. H.

Materials Science Poland

2010

Vol. 28, No. 1

105--115

Fundamental challenges are discussed concerning the down-scaling of flash memory cells for mass storage applications. A general scaling issue for all various memory cell concepts is the structuring limit of conventional lithography. Therefore sub-lithographical structuring methods like e.g., double-patterning for future flash chips, have been evaluated. Another common scaling challenge of charge trapping (CT) and floating gate (FG) cells, the two future concurrent flash memory cell concepts, is the introduction of new materials such as high k dielectrics. Their implementation into CT and FG cells and the scaling related electrical issues of both cell concepts is also been discussed.