The paper presents a second order current mode sigma-delta modulator designed with the help of a new elaborated tool to optimize the transistor sizes. The circuit is composed of two continuous time loop filters, a current comparator and a one bit DAC with a current output. The resulting circuit, designed in a 65 nm 1.2 V CMOS technology, has a bandwidth of 2 MHz for a clock frequency of 250 MHz. The electrical simulation results show that it achieves a maximum signal-to-noise-plus-distortion ratio (SNDR) of 53.6 dB while dissipating 93 μW, which corresponds to an efficiency of 59.7 fJ/conv. The fully current mode structure makes the circuit suitable to be applied in a current mode signal processing like biosensors or image pixels arrays.
A practical method with high accuracy in generation and application of error values for calibration of current transformer test sets is described. A PC-controlled three-phase power source with a standard wattmeter is used for generating the nominal and error test currents while an electronically compensated current comparator is used to provide summation and subtraction of them, precisely. With this method, any ratio error and phase displacement values could be generated automatically and nominal and test currents could be grounded on the test set safely. Because of its high accurate ratio and phase error generating capability, any type of test set regardless of its operating principles could be calibrated.
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.