An architecture and the FPGA realization of a high-speed residue-to-binary converter for five-bit moduli are presented. The converter algorithm is based on the Chinese Remainder Theorem. The orthogonal projections are obtained by the look-up. The modulo M summation of projections is carried out by using the tree of carry-save adders with the succesive reduction of the sum to 2M range. Succesively the segmentation of the output vectors of the carry-save adder and final modulo M reduction are performed.
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.