Wyniki wyszukiwania - BazTech

Ograniczanie wyników

1 International Journal of Microelectronics and Computer Science

1 2017

Znaleziono wyników: 1

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: compiler optimization

Sortuj według:

Ogranicz wyniki do:

Dynamic tiling optimization for Polly compiler

Adamski D., Szydłowski M., Jabłoński G., Lasoń J.

International Journal of Microelectronics and Computer Science

2017

Vol. 8, nr 4

150--154

This article presents dynamic tiling optimization for Polly compiler. It describes heuristic technique which can be applied to increase efficiency of tiling optimization. Proposed solution is based on open-source tools (LLVM and Polly compiler) and it proves that dynamic tiling optimization can be achieved by extraction code of tiled loop into seperate function. The compiler can generate multiple versions of the optimzed functions. Each of them is optimized by different tile size. The runtime decides during program’s execution which optimized version of the given function is the most appropriate.