Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników

Znaleziono wyników: 5

Liczba wyników na stronie
first rewind previous Strona / 1 next fast forward last
Wyniki wyszukiwania
Wyszukiwano:
w słowach kluczowych:  XFEL
help Sortuj według:

help Ogranicz wyniki do:
first rewind previous Strona / 1 next fast forward last
EN
The lasing process taking place in a free electron laser based on the Self-Amplification Spontaneous Emission (SASE) is generated by high-brightness electron beams passing through an undulator system. There exist strict quality requirements that must be met by the electron bunches constituting the beam in order for the SASE phenomena to appear. This paper describes selected diagnostic installations supervising the longitudinal electron bunch profile parameters for the electron beams in the Free Electron Laser in Hamburg (FLASH) at the Deutsches Elektronen-Synchrotron (DESY) and focuses on software delivered for processing of the acquired diagnostic data.
EN
One of the most important features of the Advanced Telecommunications Computing Architecture (ATCA) contributing to its exceptional reliability and availability is its hot-swap functionality. In order for the user to be able to add and remove the components of an ATCA shelf without the necessity of switching the power on and off the PCI Industrial Computer Manufacturers Group (PICMG) specification clearly enumerates the stages a Field Replaceable Unit (FRU) has to go through upon insertion into and extraction from the shelf. These stages form the activation and deactivation processes that occur every time an element is changed in the ATCA system. This paper focuses on these processes placing the emphasis on the Electronic Keying (EK) implementation in the Intelligent Platform Management Controller (IPMC) software developed for the self-designed ATCA Carrier Board (CB). This CB is considered to be used in the Low Level RF (LLRF) control system of the X-Ray Free Electron Laser (XFEL). It utilizes the standard-defined PCI Express (PCIe) interface as well as introduces proprietary protocols in form of Low Latency Links (LLL).
3
Content available remote Free Electron Laser in Poland
EN
The idea of building a new IVth generation of light sources of high luminosity, which use accelerators, arose in the 80ties of XXth century. Now, in a numerable synchrotron and laser laboratories in Europe, an intense applied research on free electron lasers has been carried out for a couple of years (FEL) [17,18]. Similarly, in this country, free electron laser in Poland - POLFEL [9] is in a design, a coherent light source of the IVth generation, characterized by very short pulses in the range of 10-100fs, of big power 0,2GW and UV wavelength of 27nm, of average power 1W, with effective high power third harmonic of 9nm. The laser consists of a linear superconducting accelerator 100m in length, undulator and experimental lines. It generates a monochromatic and coherent radiation and can be tuned from THz range via IR, visible to UV, and potentially to X-rays. The linac works in quasi-CW or real-CW mode. It is planned by IPJ [9,10] and XFEL-Poland Consortium [16] as a part of the ESFRI [1] priority Euro FEL infrastructure collaboration network [6], part of the European Research Area - ERA [2]. The paper discusses: FEL background in Poland as a part of EuroFEL infrastructure, FEL parameters and performance, FEL research and technical program and FEL networking in Europe and worldwide. Emphasis is put on the usage of superconducting RF TESLA technology and ties linking Polfel and the European X-Ray Free Electron Laser. The Polfel team of researchers is now dissipated worldwide among such projects as Flash and E-xfel in Desy, Cebaf in JLab, Alba in Barcelona, Elettra in Trieste, ILC in Fermilb, LCLS in SLAC. Polfel creates an unique, but quite transient chance to gather and solidly accumulate for a long time this expertise in this country again.
PL
Nadprzewodzące struktury z falą stojącą są używane do przyspieszania naładowanych cząstek od prawie 40 lat. Artykuł opisuje zasadę działania takiej struktury, a także podstawowe zjawiska w niej zachodzące. Poruszono problematykę projektowania kształtu struktur, a także nowoczesnych technologii wykonywania struktur z uwzględnieniem ich wpływu na podstawowe parametry struktury. W celu ilustracji przedstawiono wyniki przykładowych testów. Omówione zagadnienia nie przedstawiają dogłębnie wszystkich aspektów związanych z tą tematyką, pokazują natomiast jej złożoność i prezentują, najnowsze osiągnięcia.
EN
Superconducting standing wave structures have been used for charged particle acceleration for almost forty years. The article contains description of accelerating structures and acceleration process. The process of shape optimalization was outlined and some information about new technologies used in cavity fabrication were presented. Some test procedures and recently achieved results were discussed. The presented material does not describe all aspects of the field in depth, but shows complexity and gives basic knowledge.
PL
Zaprezentowano koncepcję oraz realizację gigabitowego optycznego dystrybutora danych synchronicznych do systemu kontrolnego LLRF eksperymentu TESLA. Projekt oparto na programowalnym układzie FPGA Cyclone oraz komercyjnych układach serdes i konwerterach optycznych. Moduł jest osadzony na płycie bazowej systemu LLRF, ktora zapewnia komunikację z systemem sterowania komputerowego, konfigurację matrycy FPGA, integrację z innymi modułami funkcjonalnymi oraz właściwe zasilanie. Opisano implementację sprzętową i oprogramowanie dla testów BER łącza optycznego oraz zamieszczono wyniki badań. Krótko scharakteryzowano obecnie dostępne w technologii FPGA protokoły szybkiej transmisji szeregowej.
EN
The paper presents the idea and realization of a gigabit synchronous data distributor designed to work in the LLRF control system of TESLA technology based X-ray FEL. The design bases on a relatively simple and cheap FPGA chip Cyclone. Commercially available SERDES (serializer/deserializer) and optical transceiver chips were applied. The optoelectronic module is embedded on the main LLRF BMB (backbone motherboard). The MB provides communication with the outside computer control system, programmable chip configuration, integration with other functional modules and power supply. The hardware implementation is here described and the used software for BER (bit-error-rate) testing of the multigigabit optical link. The measurement results are presented. The appendix contains a comparison between the available protocols of serial data transmission for FPGA technology.
first rewind previous Strona / 1 next fast forward last
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.