Wyniki wyszukiwania - BazTech

Ograniczanie wyników

Znaleziono wyników: 2

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: Handel-C

Sortuj według:

Ogranicz wyniki do:

System-level approaches to power efficiency in FPGA-based designs (data reduction algorithms case study)

Czapski P. P., Śluzek A.

Journal of Automation Mobile Robotics and Intelligent Systems

2011

Vol. 5, No. 2

49-59

In this paper we present preliminary results on systemlevel analysis of power efficiency in FPGA-based designs. Advanced FPGA devices allow implementation of sophisticated systems (e.g. embedded sensor nodes). However, designing such complex applications is prohibitively expensive at lower levels so that, moving the designing process to higher abstraction layers, i.e. system-levels of design, is a rational decision. This paper shows that at least a certain level of power awareness is achievable at these higher abstractions. A methodology and preliminary results for a power-aware, system-level algorithm partitioning is presented. We select data reduction algorithms as the case study because of their importance in wireless sensor networks (WSN's). Although, the research has been focused on WSN applications of FPGA, it is envisaged that the presented ideas are applicable to other untethered embedded systems based on FPGA's and other similar programmable devices.

Handel-c based approach to hardware synthesis of image processing algorithms

Śniatała P., Rudnicki R.

Foundations of Control and Management Sciences

2005

No. 4

73-83

The paper presents an approach to design, which combines Handel-C, VHDL and C++ languages. Engineers can take advantages of Handel-C language, which covers a gap between popular high level language, like C++ and low level hardware description languages, like VHDL or Verilog. This approach makes design processes more efficient and faster. The design flow is explained based on error diffusion algorithm. To verify the method, the Celoxica RC-1000 card, with Xilinx XCV1000-6 FPGA, was chosen as a hardware target platform.