Wyniki wyszukiwania - BazTech

Ograniczanie wyników

2 International Journal of Electronics and Telecommunications

Znaleziono wyników: 2

Liczba wyników na stronie

Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: HCfgPN

Sortuj według:

Ogranicz wyniki do:

Partial Reconfiguration in the Field of Logic Controllers Design

Doligalski M., Bukowiec A.

International Journal of Electronics and Telecommunications

2013

Vol. 59, No. 4

351-356

The paper presents method for logic controllers multi context implementation by means of partial reconfiguration. The UML state machine diagram specifies the behaviour of the logic controller. Multi context functionality is specified at the specification level as variants of the composite state. Each composite state, both orthogonal or compositional, describes specific functional requirement of the control process. The functional decomposition provided by composite states is required by the dynamic partial reconfiguration flow. The state machines specified by UML state machine diagrams are transformed into hierarchical configurable Petri nets (HCfgPN). HCfgPN are a Petri nets variant with the direct support of the exceptions handling mechanism. The paper presents placesoriented method for HCfgPN description in Verilog language. In the paper proposed methodology was illustrated by means of simple industrial control process.

Hierarchical Configurable Petri Net Modeling in VHDL

Doligalski M., Adamski M.

International Journal of Electronics and Telecommunications

2012

Vol. 58, No. 4

397-402

The paper presents method for hierarchical configurable Petri nets description in VHDL language. Dual model is an alternative way for behavioral description of the discrete control process. Dual model consists of two correlated models: UML state machine diagram and hierarchical configurable Petri net (HCfgPN). HCfgPN are Petri nets variant with direct support of exceptions handling mechanism. Logical synthesis of dual model is realized by the description of HCfgPN model by means of hardware description language. The paper presents placesoriented method for HCfgPN description in VHDL language.