The paper presents the design of processors embedded in an FPGA structure. The type of processor is determined by the preset instruction list. Each instruction is implemented as one functional block attached to a common bus. The processor contains two additional blocks: one contains a common register block and second is responsible for the fetch of the instruction from the program memory. To design the processor, one can choose the instruction set from the library of instructions components. The library is a set of VHDL descriptions of all possible instructions.
2
Dostęp do pełnego tekstu na zewnętrznej witrynie WWW
The paper deals with automatic balancing of rotating systems during operation. After discussion of techniques' principles, balancing mechanisms designed on `AGH' University of Science and Technology are presented. After introduction into active balancing control algorithms, test results obtained during experiments are presented. The paper presents comparison between implementation process and results of experiments taken with two different control algorithms' implementation platforms: dSPACE rapid prototyping system and ALTERA FPGA system. The paper ends some conclusions about taken experiments and further works directions are presented.
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.