The aim of this paper is to shed more light on the problem of using ASICs in industrial cost sensitive applications with production limited to a few hundred chips. In order to cope with customer's requirements for a low cost solution and short turnaround time, different design methodologies and implementation technologies are analysed and compared. We have compared the efficiency of the following design methodologies: FPGA, standard cell, and combination of full-custom and cell-based. The choise of actual design methodology and implementation technology was mostly influenced by the final ASIC price. The most appropriate solution is identified for small volume production of the ASIC.
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.