PL EN


Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników
Tytuł artykułu

An FPGA-based proof of a concept solution for datacentre energy efficiency improvement

Treść / Zawartość
Identyfikatory
Warianty tytułu
Języki publikacji
EN
Abstrakty
EN
As the Internet becomes more and more widespread, the power consumption associated with the Internet infrastructure grows rapidly, contributing to a significant increase in operational costs of service providers. The paper presents a proof of a concept solution consisting of an FPGA expansion card with a dedicated image processing accelerator, connected to a server via PCI Express interface. The use of a dedicated accelerator allows faster completion of the task performed by the server, resulting in over tenfold improvement in energy efficiency.
Słowa kluczowe
Wydawca
Rocznik
Strony
160--162
Opis fizyczny
Bibliogr. 8 poz., rys., tab.
Twórcy
autor
  • Poznan University of Technology, Instutute of Control and Information Engineering 3A Piotrowo St., 60-965 Poznań
  • Poznan University of Technology, Instutute of Control and Information Engineering 3A Piotrowo St., 60-965 Poznań
  • Poznan University of Technology, Instutute of Control and Information Engineering 3A Piotrowo St., 60-965 Poznań
autor
  • Poznan University of Technology, Instutute of Control and Information Engineering 3A Piotrowo St., 60-965 Poznań
Bibliografia
  • [1] Putnam A. et al.: A reconfigurable fabric for accelerating large-scale datacenter services. Computer Architecture (ISCA), 2014 ACM/IEEE 41st International Symposium on, Minneapolis, MN, 2014, pp. 13-24.
  • [2] Storaasli Olaf O.; Strenski D.: Exceeding 100X speedup/FPGA Cray XD1 timing analysis yields further gains. Cray Users Group, 2009.
  • [3] Showerman Michael, et al.: QP: A heterogeneous multi-accelerator cluster. 10th LCI International Conference on High-Performance Clustered Computing, 2009.
  • [4] https://www.maxeler.com/products/mpc-xseries/
  • [5] https://www.micron.com/about/about-the-convey-computer-acquisition/hc-series
  • [6] http://www.nallatech.com/solutions/fpga-accelerated-computing/opencl-fpga-cards/
  • [7] Jacobsen M.; Richmond D., Hogains M., and Kastner R.: RIFFA 2.1: A reusable integration framework for FPGA accelerators. ACM Trans. on Reconfigurable Technology and Systems (TRETS), Sept. 2015.
  • [8] Sicuranza G.: Nonlinear image processing. Academic Press, 2000.
Typ dokumentu
Bibliografia
Identyfikator YADDA
bwmeta1.element.baztech-5ce40afe-5b03-4ce6-ab03-f225df99e395
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.