Improvements of high-voltage trapezoidal waveform edge-rounding circuit

• Autorzy: Jankowski Mariusz
• Języki publikacji: EN

Abstrakty

EN

This paper introduces a solution to a design problem caused by necessity of electromagnetic noise reduction in simple close-range wireless command and control systems, including Radio-frequency identification (RFID) systems. Trade-off between simplicity of data transmission, detection and decoding on one side vs. presence of high frequency harmonics in transmitted signals on the other makes some designers choose approach in which trapezoidal waveforms are used instead of rectangular ones. Moreover, edges of trapezoidal waveforms are additionally rounded to further limit presence of higher harmonics and thus to comply to EMI regulations and requirements. The paper proposes a solution based on a reimplementation of a high-voltage structure already proposed by the author, but implemented with use of different semiconductor technology process. Utilization of this new process and devices available in this technology makes possible significant increase of the circuit operation quality.

Słowa kluczowe

EN

CMOS integrated circuits; high-voltage techniques; wireless communication; current-mode circuits; RFID tag; harmonic distortion; electromagnetic compatibility

PL

układy scalone CMOS; techniki wysokonapięciowe; komunikacja bezprzewodowa; obwód prądowy; zniekształcenie harmoniczne; kompatybilność elektromagnetyczna

• Wydawca: Lodz University of Technology. Department of Microelectronics and Computer Science
• Czasopismo: International Journal of Microelectronics and Computer Science
• Rocznik: 2018
• Tom: Vol. 9, nr 3
• Strony: 93--100
• Opis fizyczny: Bibliogr. 18 poz.

Twórcy

autor

Jankowski Mariusz

• Department of Microelectronics and Computer Science of Lodz University of Technology, Lodz, Poland

Bibliografia

• [1] Jean-Michel Redouté and Michiel Steyaert, An EMI Resisting LIN Driver in 0.35-micron High-Voltage CMOS, IEEE Journal of Solid-State Circuits, vol. 42, no. 7, pp. 1574-1582, 2007.
• [2] H. Funato, T. Mori, T. Igarashi, S. Ogasawara, F. Okazaki, and Y. Hirota, “Optimization of Switching Transient Waveform to Reduce Harmonics in Selective Frequency Bands,” IEEJ J. Industry Applications, vol. 2, no. 3, pp. 161-169, 2013.
• [3] S. Ogasawara, T. Igarashi, H. Funato, M. Hara, Optimization of switching transient waveform to reduce EMI noise in a selective frequency band,” IEEE Energy Conversion Congress and Exposition, San Jose, CA, USA, 20-24 Sept. 2009.
• [4] M. Kachare. J. Ramirez-Angulo, R. Gonzalez Carvajal, A J. Lopez-Marlin, “New Low-Voltage Fully Programmable CMOS Triangular /Trapezoidal Function Generator Circuit,” IEEE Transactions on Circuits and Systems: regular papers. Vol. 52, No. 10, October 2005.
• [5] Atichaya Klungtong et al., “Current-Controllable Square/Triangular Waveform Generators using Operational Transconductance Amplifier and Uniform Distributed RC,” Proceedings of International Conference on Circuits, System and Simulation (ICCSS 2011), pp. 207-211, 2011.
• [6] M. Jankowski, “Adjustable output voltage-range trapezoidal waveform generator with harmonics-reduction functionality,” in Proceedings of the 9th International Conference TCSET’2008, Modern Problems of Radio Engineering, Telecommunications and Computer Science, Lviv-Slavsko, Ukraine, Feb. 2008, pp. 19-23.
• [7] M. Jankowski, G. Jablonski, “Adjustable Generator of Edge-Rounded Trapezoidal Waveforms,” International Journal of Electronics and Telecommunications, 2012, Volume 58, Issue 3, pp. 213-218, DOI:10.2478/v10177-012-0029-z.
• [8] M. Jankowski, A. Napieralski, „High-voltage Edge-rounded Trapezoidal Waveform Generators,” NANOTECH - Advanced Materials & Applications. Washington, DC 2015, pp. 258-261.
• [9] M. Jankowski, A. Napieralski, „High-voltage Trapezoidal Waveform Generator with Edge-rounding Functionality Implementations,” MIXDES -Mixed Design of Integrated Circuits and Systems. Poland, Lublin, 19-21.06.2014, pp. 224-229.
• [10] M. Jankowski, A. Napieralski, “Low-to-High Voltage Range AnalogConverters based on Current-mode Signal Processing,” 12th International Conference "The Experience of Designing and Application of CAD Systems in Microelectronics (CADSM), Lviv-Polyana, Ukraine, 19-23.02.2013, pp. 416-418.
• [11] M. Jankowski, A. Napieralski, “Current-mode signal processing implementation in HV SoI integrated systems,” MICROELECTRONICS JOURNAL, 2014, vol. 45, no. 7, pp. 946-959.
• [12] M. Jankowski, A. Napieralski, “High-Voltage high input impedance unity-gain voltage buffer,” MICROELECTRONICS JOURNAL, 2013, vol. 44, no. 7, pp. 576-585.
• [13] M. Jankowski (author), Automatix spolka z o.o. (right owner), “Voltage Buffer Circuit,” in Polish: “Układ bufora napięciowego,” patent no WYN: (11)212837, issued by Polish Patent Office, granted: 19 June 2012, published: 22 June 2012.
• [14] Rainer Minixhofer - Senior Manager R&D austriamicrosystems AG, “Semiconductor Manufacturing in Austria,” Topical Workshop on Electronics for Particle Physics, Vienna, Sept. 26th, 2011.
• [15] Jing Ning, “Design of An Integrated High Voltage Controller in CMOS-Technology for Tunable Multiport Microwave Devices,” Ph.D. dissertation, Elektro- und Informationstechnik Institut fur Datentechnik der Technischen Universit ̈at Darmstadt, 2016.
• [16] Noppasit Laotaveerungrueng, “A High-Voltage, High-Current Multi-Channel Arbitrary Waveform Generator ASIC for Neural Interface and MEMS Applications,” Submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy, Department of Electrical Engineering and Computer Science, Case Western Reserve University, 2011.
• [17] N. Dommel ; Y. T. Wong ; T. Lehmann ; P. Byrnes-Preston ; N. H. Lovell; G. J. Suaning2006 International Conference of the IEEE Engineering in Medicine and Biology Society, New York, NY, USA, 30 Aug.-3 Sept. 2006, DOI: 10.1109/IEMBS.2006.259605.
• [18] Bo Wang ; Marco Riva ; Jason D. Bakos ; Antonello Monti, “Integrated Circuit Implementation for a GaN HFET Driver Circuit,” IEEE Transactions on Industry Applications, Volume: 46, Issue: 5 , Sept.-Oct. 2010, pp. 2056 - 2067, DOI: 10.1109/TIA.2010.2057499.