PL EN


Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników
Tytuł artykułu

Verilog-A Compact Semiconductor Device Modelling and Circuit Macromodelling with the QucsStudio-ADMS "Turn-Key" Modelling System

Treść / Zawartość
Identyfikatory
Warianty tytułu
Języki publikacji
EN
Abstrakty
EN
The Verilog-A "Analogue Device Model Synthesizer" (ADMS) has in recent years become an established modelling tool for GNU General Public License circuit simulator development. Qucs and ngspice are two examples of open source circuit simulators that employ ADMS for compact semiconductor model construction. This paper presents a "turn- key" compact device modelling and circuit macromodelling system based on ADMS and implemented in the QucsStudio circuit design, simulation and manufacturing environment. A core feature of the new system is a modelling procedure which does not require users to manually patch, by hand, circuit simulator C++ code. At the start of QucsStudio simulation the software automatically detects any changes in Verilog-A model code, re-compiling and dynamically linking the modified code to the body of the QucsStudio cod e. The inherent flexibility of the "turn-key" system encourage s rapid experimentation with analogue and RF compact device models and circuit macromodels. In this paper QucsStudio "turn-key" modelling is illustrated by the design of a single stage RF amplifier circuit and the Harmonic Balance large signal AC simulation of a 50 Ω RF diode switch.
Twórcy
autor
Bibliografia
  • [1] Compact Model Council, TechAmerica, Arlington, VA. http://www.gela.org/About-TechAmerica, 2009. [accessed January 2012].
  • [2] Accellera, “Verilog-AMS Language Reference Manual, version 2.2”, 2004, http://www.accellera.org, 2010. [accesssed January 2012].
  • [3] L. Lemaitre, G. Coram, C. McAndrew and K. Kundert, “Extensions to Verilog-A to support compact device modeling”, Proceedings of the IEEE International Workshop on Behavioural Modeling and Simulation, BMAS, 7-8 Oct. 2003, pp, 134-138.
  • [4] L. Lemaitre. ADMS, http://adms.noovela.com:8001/, 2007. [accessed January 2012].
  • [5] Smash mixed signal simulator, Version 5.18.0, Dolphin Integration, France, http://www,dolphin.fr/medal/smash/smash_overview.php, 2011. [accessed January 2012].
  • [6] Symica Custom IC Design Toolkit, Symica LLC, 2009-2012, http://www.symica.com/products/symica-de, 2012. [accessed January 2012].
  • [7] P Nenzi, ngspice release 23, http://ngspice.sourceforge.net/index.html, 2011. [accessed January 2012].
  • [8] A. Davis, Gnucap, Version 0.35, http://www.gnu.org/software/gnucap/, 2008. [accessed January 2012].
  • [9] M. Margraf, QucsStudio, Version 1.3.0, http://www.mydarc.de/DD6UM/QucsStudio/qucsstudio.html, 2012. [accessed 2012].
  • [10] M. Margraf, S.Jahn, J. Flucke, R. Jacob, V. Habchi, T. Ishikawa, A. Gopala Krishna, M. Brinson, H. Parruitte, B.Roucaries and G. Kraut, Qucs (Quite universal circuit simulator), Version 0.0.16, 2011, http://qucs.sourceforge.net/index.html, [accessed January 2012].
  • [11] M. Brinson and S. Jahn, Building device models and circuit macromodels with the Qucs GPL circuit simulator, COMON project meeting, IHP, Frankfurt (Oder), Germany, 2009, http://www.mosak.org/frankfurt_o/paper s/M_Brinson_Qucs_COMON_April_2_2009_final.pdf. [accessed January 2012].
  • [12] P. Antognetti and G. Massobrio (Editors), “Semiconductor device modeling with SPICE”, McGraw-Hill Book Company, New York, 1988.
  • [13] S. Jahn and M.E. Brinson, “Interactive compact device modelling using Qucs equation-defined devices”, International journal of Numerical Modelling: Electronic Networks, Devices and Fields, 2008, 21:335-349.
  • [14] J.W. Eaton et al., Octave, http://www.gnu.org/software/octave/about.html. [accessed January 2012].
  • [15] A.R. Newton, D.O. Pederson, A. Sangiovanni-Vincentelli, “A SPICE 2g User’s Guide”, Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, 1981.
  • [16] B. Johnson, T. Quarles, A.R. Newton, D.O. Pederson, A. Sangiovanni- Vincentelli, “A SPICE3 Version 3f User’s Manual”, Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, 1992.
Typ dokumentu
Bibliografia
Identyfikator YADDA
bwmeta1.element.baztech-article-LODD-0002-0024
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.