Adaptive partition-based logic simulation using GPGPU

• Autorzy: Zhang M. , Zhang Y , Yang W. , Kai Y. , Wei T. , Fan X.
• Języki publikacji: EN

Abstrakty

EN

With the improvement of the gate complexity, the verification overhead becomes more decisive for VLSI design cost In order to reduce the simulation time, a adaptive partition based parallel method of VLSI logic simulation with GPGPU is addressed in this paper. The numerous arithmetic blocks of GPGPU is utilized simultaneously for disparate circuit macros. The partition strategy we proposed shows a sufficient flexibility to balance the different work load in parallel threads and fit the feature of GPU architecture. To explore the parallelism and locality of logic simulation further, the circuit macro is organized as stream data. The data dependency between the input and output nets in one individual logical path is handled with the shared memory of GPGPU. As for different logical paths, the dependency is processed by threads synchronization. To illustrate the performance, a serial experiments is implemented in Intel CoreDuo workstation with Nvidia GTX465 GPU board. Four typical digital circuits (LDPC, DES3, OpenRISC 1200 and OpenSPARCPARC T1) are considered as the benchmark. The result of experiments demonstrate a significant speed-up is achieved by using GPGPU parallel method, comparing with the CPU serial logic simulation. In maximal case (OpenS T1), the GPGPU parallel acceleration computes 21 times faster than serial program.

Słowa kluczowe

EN

logic simulation; stream computing; GPGPU; CUDA; EDA

PL

symulacja logiczna; obliczenia strumieniowe; GPGPU; obliczenia ogólnego przeznaczenia na układach GPU; CUDA; EDA; system elektroniczny; projektowanie automatyczne

• Wydawca: Lodz University of Technology. Department of Microelectronics and Computer Science
• Czasopismo: International Journal of Microelectronics and Computer Science
• Rocznik: 2011
• Tom: Vol. 2, nr 4
• Strony: 121--128
• Opis fizyczny: Bibliogr. 18 poz.

Twórcy

autor

Zhang M.

autor

Zhang Y

autor

Yang W.

autor

Kai Y.

autor

Wei T.

autor

Fan X.

• School of Computer Science and Engineering, Northwestern Polytechnical University, Xi'an, P.R. China,

Bibliografia

• [1] L. Soule, T. Blank, "Parallel Logic Simulation on General Purpose Machines", in 25th ACM/IEEE Design Automation Conference, 1988, pp. 166-171.
• [2] D. A. Reed, A. D.Malony. B. D. McCredie, "Parallel Discrete Event Simulation Using Shared Memory", I EKE Transactions on Software Engineering, vol. 14, no. 4, pp. 541-553, 1987.
• [3] C. Sporrer, H. Bauer, "Coralla Partitioning for Distributed Logic Sim- lation of VLSI-Circuits", in Proceedings of the 7th Workshop an Parallel and Distributed Simulation, 1993. pp. 85-9?.
• [4] Y. Matsumoto. K. Juki. "Parallel Logic Simulation on a Distributed Memory Machine", in Proceedings. European Conference on Design Automation, 1992, pp. 76-80.
• [5] Y Hur, S. A. Szygenda, "Special Purpose Array Processor for Digital Logic Simulation", in Proceedings of the 28th Annual Simulation Symposium. 1994, pp 297-302
• [6] M. L. Bailey, I. V. Briner, R. D. Chamberlain, "Parallel Logic Simulation of VLSI Systems", ACM Computing Surveys, vol. 26, pp. 255-294.
• [7] K. Hering, G. Hunger, S. Trautmann, "Modular Construction of Model Partitioning Processes for Parallel Logic Simulation", in International Conference on Parallel Processing Workshops, 2001, pp. 99-105.
• [8] S. Patil, P. Banerjee, C. D. Polychronopoulos. "Efficient Circuit Par- titioning Algorithms for Parallel Logic Simulation", in Proceedings: Supercomputing 89. 1989, pp. 361-370.
• [9] R. D. Chamberlain, "Parallel Logic Simulation of VLSI Systems", in Proceedings of she 32nd Design Automation Conference, 1 995, pp. 1 39- 143.
• [10] A. S. Perinkulam, "Logic Simulation Using Graphics Processors", Ph.D. dissertation. University of Massachusetts. 2007.
• [11] D. Chatterjee. A. DeOrio, V. Bertaeco, "GCS: High- Performance Gate-Level Simulation with GP-GPUs", in 2009 Design, Automation and Test in Europe Conference and Exhibition, 2009, pp. 1332-1337.
• [12] D. Chatterjee, A. DeOrio, V. Bertaeco, "Event-Driven Gate-Level Simulation with GP-GPUs", in 46th ACM/IEEE Design Automation Conference, 2009, pp, 557-562,
• [13] A. Sen, B. Aksanli, M. Bozkurt. M. Men, "Parallel Cycle Based Logic Simulation using Graphics Processing Units", in 9th International Symposium an Parallel and Distributed Computing, 2010, pp. 71-78.
• [14] NVIDIA, "Fermi Compute Architecture Whitepaper", Tech. Rep., 2009.
• [15] D. A. R. Polanco, "Collective Communication and Barrier Synchronization on NVIDIA CUDA CPUs", Ph.D. dissertation, University of Kentucky, Sep. 2009.
• [16] I. T. Foster, "Desinging and Building Parallel Program ", New York, Addison-Wesley Publishing Company, 1994.
• [17] OpenSparc, "OpenSparc." [Online], Available: http://www.opensparc.net
• [18] Opencores, "OpenCores." [Online], Available: http://www.opencores.org