Voltage reference with programmable temperature coefficient and offset voltage compensation

• Autorzy: Gruber D. , Hilber G. , Ostermann T.
• Języki publikacji: EN

Abstrakty

EN

This paper demonstrates an integrated circuit for compensation of errors in voltage references, that not only is able to compensate first order changes of the temperature coefficient, but can also correct for the offset error that is unavoidable in production due to variations in process conditions and mismatches. The temperature compensation circuit is programmable via three control bits, the remaining offset error is compensated by setting eight control bits and an external provided reference voltage. The compensation procedure can be controlled by an internal digital block or via external signals. The actual calibration data can then be saved in several possible ways (EPROM, laser fuses, external Memory, ...). Extensive simulations and measurements show that the described circuit reduces the average temperature error by more than 40% and the overall absolute error by more than 90% wth regards to the uncalibrated reference voltage.

Słowa kluczowe

EN

voltage reference; band gap; temperature coefficient; offset voltage; trimmable; programmable; calibration

PL

napięcie odniesienia; energetyczne pasmo wzbronione; współczynnik temperaturowy; napięcie niezrównoważenia; kalibracja

• Wydawca: Lodz University of Technology. Department of Microelectronics and Computer Science
• Czasopismo: International Journal of Microelectronics and Computer Science
• Rocznik: 2011
• Tom: Vol. 2, nr 2
• Strony: 73--80
• Opis fizyczny: Bibliogr. 18 poz.

Twórcy

autor

Gruber D.

autor

Hilber G.

autor

Ostermann T.

• Institute for Integrated Circuits, JKU - Johannes Kepler University Linz, Austria,

Bibliografia

• [1] R. Widlar, "New developments in ic voltage regulators", Salid-State Circuits, IEEE Journal of, vol. 6, no. 1, pp. 1-6, Feb 1971.
• [2] K. Kuijk, "A precision reference voltage source", Solid-State Circuits, IEEE Journal of, vol. 8, no. 3, pp. 222-226, Jan 1973
• [3] P. Brokaw, "A simple three -terminal ic bandgap reference", Solid-Slate Circuits, IEEE Journal of, vol. 9, no. 6, pp. 388-393, 1974.
• [4] C. R. Palmer and R. C. Dobkin, "A curvature corrected mieropower voltage reference", Solid-Slate Circuits Conference. Digest of Technical Papers. 1981 IEEE International, vol. XXIV, pp. 58 - 59. Feb 1981.
• [5] G. Meijer, P. Schmale, and K. van Zalinge, "A new curvature-corrected bandgap reference", Solid Slate Circuits Conference. 1981. ESSCIRC'81. 7th European, pp. 208 - 210, Sep 1981.
• [6] G. A. Rincon-Mora and P. E. Alien, "A 1.1-v current-mode and piecewise-linear curvature-corrected bandgap reference", Solid-Stale Circuits, IEEE Journal of, vol. 33, Oct 1998.
• [7] G. A. Rincon-Mora, Voltage References - From Diodes to Precision High-Order Bandgap Circuit;. John Wiley & Sons, Inc., 2002.
• [8] K. N. Leung and R Mok, "A sub-l-v 15-ppm/°C cmos bandgap voltage reference without requiring low threshold voltage device", Solid-Slate Circuits, IEEE Journal of, vol. 37, no. 4, pp. 526 - 530, Apr 2002.
• [9] A. Kumar, "Trimless second order curvature compensated bandgap reference using diffusion resistor", Custom Integrated Circuits Conference. 2009. CICC '09. IEEE, Sep 2009.
• [10] R. Hongal and R. Shettar, "Design and implementation of curvature corrected bandgap voltage reference-l.lv using 180nm technology", Communication Control and Computing Technologies (ICCCCT), 2010 IEEE International Conference on. pp 294 - 299, 2010.
• [11] Q. Yu, W. dong Zhang. H. Chen, N. Ning, and C. jian Deng;, "High psrr and high-order curvature-compensated bandgap voltage reference", Microelectronics and Electronics (PrimeAsia), 20W Asia Pacific Conference on Postgraduate Research in, pp. 154 - 157, Sept 2010.
• [12] D. MacSweeney, K. G. McCarthy, A. Mathewson, and B. Mason, "A spice compatible subcircuit model for lateral bipolar transistors in a cmos process", Electron Devices, IEEE Transactions on. Sep 1998.
• [13] S. Thankachan, V. S. Babu, and M R. Baiju, "A novel programmable current reference with temperature and supply voltage compensation", Nov 2010.
• [14] A. Bakker, K. Thiele, and J. Huijsing, "A cmos nested-chopper instrumentation amplifier with 100 nv offset", Solid-State Circuits, IEEE Journal of, vol. 35, no. 12, pp. 1877-1883, Dec 2000.
• [15] H. Roh, J. Roh, and Q. Duanquanzhen, "All mos transistors bandgap reference using chopper stabilization technique", SoC Design Conference (ISOCC), 2010 International, pp. 353 - 357. Nov 2010.
• [16] R. Spilka, M. Hirth, G. Hilber, and T. Ostermann, "On-chip digitally trimmable voltage reference", Norchip, 2007, Nov 2007.
• [17] J. Heidrich, D. Brenk, J. Essel, M Heinrich. G. Hofer, and G. Holweg, "Design of an electronically adaptable low-power reference celt for low-cost cmos processes", Microwave Radar and Wireless Communications (MIKON). 2010 18th International Conference on, pp. 1-4, June 2010.
• [18] L. T. Harrison, Current Sources & Voltage References. Elsevier, 2005.