PL EN


Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników
Tytuł artykułu

A sub-µ W conductance converter for bioimplantable devices

Autorzy
Treść / Zawartość
Identyfikatory
Warianty tytułu
Języki publikacji
EN
Abstrakty
EN
This article describes a new electrical conductance converter method suitable for very low power applications, where energy constraints prevail over speed and measurement accuracy. This method gathers voltage integration and shopper stabilization techniques to process noisy Ion level signals and overcome severe limitations of weak inversion channel CMOS circuitry. Main features, tradeoffs and upgrades are exploited. Besides that, the paper presents the circuit schematics for a standard 0.35 µm CMOS implementation. Post-layout simulations show a total current consumption lower than 750nA, including current source excitation inherent to the conductance measurement. Such low power consumption allows measuring several physical parameters using self-powered wireless sensors networks.
Twórcy
autor
autor
Bibliografia
  • [1] J. W. Smith, S. L. Spahr and H. B. Puckett ,"Electrical Conductivity of Reproductive Tissue for Detection of Estrus in Dairy Cows," Journal of Dairy Science Vol. 72 No. 3, pp 693-701.
  • [2] P. L. Senger, "The estrus detection problem: new concepts, technologies, and possibilities," Journal of Diary Science 77, pp 2745-2753,1994.
  • [3] J. Sacristán-Riquelme, F Segura-Quijano, A. Baldi and M. Osés. "Low power impedance measurement integrated circuit for sensor applications", Microelectronics Journal, Vol. 40, Issue 1, pp 177-184, January 2009.
  • [4] M. Min, T. Parve, V. Kukk, A. Kuhlgerg. "An implantable analyzer of bio-impedance dynamics" Mixed signal approach", in Proc 18th IEEE IMTC. Budapest, pp 38-43, 2001.
  • [5] M Min, A Kink, R Land, T Parve, I Ratsep, "Modification of pulse wave signals in electrical bioimpedance analyzers for implantable medical devices", in Proc 26th IEEE EMBS, San Francisco, pp 902-905, 2004.
  • [6] B Razavi, "Design of Analog Integrated Circuits," McGraw-Hill, 2001, pp 471-476, 2001.
  • [7] C.C. ENZ and G.C. Temes, "Circuit techniques for reducing the effects, of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol.84, no. 11, Nov. 1996, pp. 1584-1614.
  • [8] W. Sansen, "Analog Design Essentials," Springer, 2006, pp. 659.
  • [9] J. Steininger, "Understanding wide-band MOS transistors," IEEE Circuits and Devices Magazine, Vol. 6, Issue 3, May 1990, pp. 21-26.
Typ dokumentu
Bibliografia
Identyfikator YADDA
bwmeta1.element.baztech-article-LOD6-0024-0020
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.