Compiler-level implementation of single event upset errors mitigation algorithms

• Autorzy: Piotrowski A. , Tarnowski S.
• Języki publikacji: EN

Abstrakty

EN

Single Event Upset is a common source of failure in microprocessor-based systems working in environment with increased radiation level especially in places like accelerators and synchrotrons, where sophisticated digital devices operate closely to the radiation source. One of the possible solutions to increase the radiation immunity of the microprocessor systems is a strict programming approach known as the Software Implemented Hardware Fault Tolerance. Unfortunately, a manual implementation of SIHFT algorithms is difficult and can introduce additional problems with program functionality caused by human errors. In this paper author presents new approach to this problem, that is based on the modifications of the source code of the C language compiler. Protection methods are applied automatically during source code processing at intermediate representation of the compiled program.

Słowa kluczowe

EN

software implemented hardware fault tolerance; compilation techniques; table protection algorithm; single event upset; radiation tolerant system; radiation environment

PL

oprogramowanie wdrażające odporność na uszkodzenia sprzętu; techniki kompilacji; algorytm ochrony tabeli; pojedyńcze przypadkowe zakłócenia; tolerancyjny system promieniowania; promieniowanie otoczenia

• Wydawca: Lodz University of Technology. Department of Microelectronics and Computer Science
• Czasopismo: International Journal of Microelectronics and Computer Science
• Rocznik: 2010
• Tom: Vol. 1, nr 1
• Strony: 65--68
• Opis fizyczny: Bibliogr. 17 poz.

Twórcy

autor

Piotrowski A.

autor

Tarnowski S.

• Department of Microelectronic and Computer Science Technical University of Łódź ul. Wólczańska 221/223 90-924 Łódź, Poland,

Bibliografia

• [1] J.F. Ziegler, "Terrestrial cosmic ray intensities," IBM J. Res. Dev., vol. 42, no. 1, 1998.
• [2] S. E. Michalak and K.W. Harris and N.W. Hengartner and B.E. Takala and S.A. Wender,, "Predicting the number of fatal soft errors in los alamos national laboratory's ASC Q supercomputer," IEEE Transactions on Device and Materials Reliability, 2005.
• [3] National Aeronautics and Space Administration, NASA Thesaurus vol.1, 2007. [Online]. Available: http://www.sti.nasa.gov/thesfrml.htm
• [4] R. C. Baumann, "Soft errors in advanced semiconductor devices - part I: the three radiation sources," Device and Materials Reliability, IEEE Transactions on Volume 1, Issue 1, 2001.
• [5] ---, "Radiation-induced soft errors in advanced semiconductor technologies," IEEE Transactions on Device and Materials Reliability, Vol. 5, No. 3,, 2005.
• [6] M. Rebaudengo and M. Sonza Reorda and M. Violante, "A new approach to software-implemented fault tolerance," IEEE Latin American Test Workshop, vol. 40, pp. 433-437, 2002.
• [7] M. Rebaudengo and M. Sonza Reorda, "Evaluating cost and effectiveness of software redundancy techniques for hardware errors detection," FTCS-28, The 28th Annual International Symposium on Fault-Tolerant Computing, June 23-25, Munich (Germany), pp. 88-89, 1998.
• [8] A. Piotrowski and D. Makowski and G. Jabłoński and S. Tarnowski and A. Napieralski, "Hardware fault tolerance implemented in software at the compiler level with special emphasis on array-variable protection," MIXDES 2008 - Mixed Design of Integrated Circuits and Systems, 19-21 June, Poznan (Poland), 2008.
• [9] A. Piotrowski and D. Makowski and G. Jabłoński and A. Napieralski, "The automatic implementation of software implemented hardware fault tolerance algorithms as a radiation-induced soft errors mitigation technique," Nuclear Science Symposium, Medical Imaging Conference and 16th Room Temperature Semiconductor Detector Workshop23-27 June, Dresden (Germany), 2008.
• [10] A. Piotrowski and D. Makowski and Sz. Tarnowski and A. Napieralski, "Radtest - Testing board for the software implemented hardware fault tolerance research," MIXDES 2007 - Mixed Design of Integrated Circuits and Systems, June 21-23, Ciechocinek (Poland), 2007.
• [11] O. Goloubeva and M. Rebaudengo and M. Sonza Reorda and M. Violante, "Soft-error detection using control flow assertions," 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'03), p. 581, 2003.
• [12] -, Software-Implemented Hardware Fault Tolerance. Springer Science+Business Media, LLC, 2006.
• [13] N. Oh, "Software implemented fault tolerance," Ph.D. dissertation. Stanford University, 2000.
• [14] S. Muchnick, Advanced Compiler Design and Implementation. Morgan Kaufmann, 1997.
• [15] Y. N. Srikant and P. Shankar, The Compiler Design Handbook: Optimizations and Machine Code Generation. CRC, 2001.
• [16] R. Morgan, Building an Optimizing Compiler. Digital Press, 1997.
• [17] L. L. Pullum, Software fault tolerance techniques and implementation. Artech House, Inc., 2001.