Układy CMOS programowalnych zwierciadeł prądowych

• Autorzy: Kowalski J.

Warianty tytułu

EN

CMOS programmable current mirror circuits

• Języki publikacji: PL

Abstrakty

PL

W artykule przedstawiono dwie koncepcje programowalnych zwierciadeł prądowych CMOS: układy programowalnych zwierciadeł prądowych ze sprzężeniem zwrotnym oraz układy programowalnych zwierciadeł prądowych z dzielnikiem rezystancyjnym. Układy te charakteryzują się liniowymi charakterystykami przejściowymi i posiadają możliwość programowania ich wzmocnienia prądowego za pomocą pojedynczego napięcia. Przedstawiono rozważania teoretyczne, symulacje komputerowe oraz wyniki pomiarów układów programowalnych zwierciadeł prądowych zrealizowanych z wykorzystaniem układu scalonego CA3600E.

EN

Two concepts of MOSFET current mirrors with continuous voltage-controlled mirroring factor have been proposed in this paper. The first concept is based on using nonlinear feedback loop in "Widlar-like" current mirror while in the second concept a resistive divider is used between gates of input and output transistor. Theoretical investigations, computer simulations and measurements results are provided. Both circuits can be easily implemented in MOS transistors VLSI technologies providing new circuits in programmable analog signal processing systems. The gain factor of the circuits is constant for a given programming voltage and depends on the size of input and output transistors. The current transfer characteristics are linear and do not depend on process parameters, which makes application in low voltage technology easy. The circuits can be applied in applications where variation of parameters is needed for programming analog information and signal processing systems, like for example in the case of neural networks. The Cellular Neural Networks hardware seems to be the most promising area of application of these circuits.

Słowa kluczowe

PL

CMOS; zwierciadła prądowe; nieliniowe sprzężenie zwrotne; dzielnik rezystancyjny

EN

CMOS; current mirrors; nonlinear feedback loop; resistive divider

• Wydawca: Politechnika Łódzka, Instytut Elektroniki
• Czasopismo: Elektronika : prace naukowe
• Rocznik: 2001
• Tom: nr 6
• Strony: 114--134
• Opis fizyczny: Bibliogr. 23 poz.

Twórcy

autor

Kowalski J.

• Institute of Electronics, Technical University of Łódź

Bibliografia

• [1] K. A. Boahen, P. O. Pouliquen, A. G. Andreou, and R. E. Jenkins, A Heteroasso- ciative Memory Using Current-Mode MOS Analog VLSI Circuits, IEEE Trans, on Circuits and Systems, vol. 36, no. 5, pp. 747-755, May 1989.
• [2] A. Rodriguez-Vasquez, S. Espejo, R. Dominguez-Castro, J. L. Huertas, and E. Sanchez-Sinencio, Current-mode techniques for the implementation of continuous- and discrete-time Cellular Neural Networks, IEEE Trans, on Circuits and Systems, vol 40, no. 3, March 1993, pp. 132-146.
• [3] P. Kinget, and M. S. J. Steyaert, A Programmable Analog Cellular Neural Network CMOS Chip for High Speed Image Processing, IEEE Journal of Solid- State Circuits, vol. 30, no. 3, pp. 235-243, March 1995.
• [4] T. S. Fiez, G. Liang, and D. J. Allstot, Switched-Current Circuit Design Issues, IEEE Journal of Solid-State Circuits, vol. 26, no. 3, pp. 192-202, March 1991.
• [5] J. Tingleff and C. Toumazou, Integrated Current Mode Wave Active Filters Based on Lossy Integrators, IEEE Trans, on Circuits and Systems -1. Fundamental Theory and Applications, vol. 42, no. 5, pp. 237-244, May 1995.
• [6] J. Ramirez-Angulo, M. Robinson, E. Sanchez-Sinencio, Current-Mode Contino- us-Time Filters: Two Design Approaches, IEEE Trans, on Circuits and Systems - II: Analog and Digital Signal Processing, vol. 39, pp. 337-341, June 1992.
• [7] A. K. Gupta, J. W. Haslett, Trofimenkoff, A Wide Dynamic Range Continuously Adjustable CMOS Current Mirror, IEEE Journal of Solid-State Circuits, vol. 31, no. 8, August 1996, pp.1208-1213.
• [8] E. A. M. Klumperink, E. Seevinik, MOS Current Gain Cells with Electronically Variable Gain and Constant Bandwidth, IEEE Journal of Solid-State Circuits, vol. 24, no. 5, October 1989, pp.1465-1467.
• [9] Z. Wang, Two CMOS Large Current-Gain Cells with Linearity Variable Gain and Constant Bandwidth, IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, vol. 39, no. 12, December 1992, pp. 1021-1024.
• [10] M. J. Pelgrom, A. C. J. Duinmaijer and A. P. G. Welbers, Matching Properties of MOS Transistors, IEEE Journal of Solid-State Circuits, vol.24, No.5, October 1989, pp.1433-1439.
• [11] T. Kacprzak, J. Kowalski, Design methodology of cellular neural networks in CMOS current-mode approach, XVI Krajowa Konferencja Teoria Obwodów i Układy Elektroniczne - KKTOiUE, Kołobrzeg, pp. 89-95, październik 1993.
• [12] J. Kowalski, T. Kacprzak, K. Slot, A reprogrammable cell circuit for an image area estimating cellular neural network, Proc. of the Advanced Training Course: Mixed Design of VLSI Circuits - MixVLSI’94, Dębe, Poland, pp. 78-93, kwiecień 1994.
• [13] J. Kowalski, T. Kacprzak, К. Ślot, VLSI design problems of cellular neural network for image object area estimation, XVII Krajowa Konferencja Teoria Obwodów i Układy Elektroniczne - KKTOiUE, Polanica Zdrój, pp. 471-476, październik 1994.
• [14] J. Kowalski, K. Ślot, T. Kacprzak, A CMOS current-mode VLSI implementation of cellular neural network for an image objects area estimation, Third IEEE International Workshop on Cellular Neural Networks and their Applications, CNNA- 94, Rome, p.351, grudzień 1994.
• [15] К. Ślot, J. Kowalski, J. Pacholik, An object area estimating cellular neural network based VLSI circuit: an overview of circuit analog part, Proc. of the Advanced Training Course: Mixed Design of VLSI Circuits - MixVLSI’95, Kraków, Poland, pp. 90-95, maj 1995.
• [16] K. Ślot, J. Kowalski, J. Pacholik, P. Dębiec, VLSI Integrated Circuit for Realizing Selected Image Processing Operations, XVIII Krajowa Konferencja Teoria Obwodów i Układy Elektroniczne - KKTOiUE, Polana Zgorzelisko, 25-27 X 1995, pp.305-310.
• [17] K. Ślot, J. Kowalski, J. Pacholik, P. Dębiec, Cellular neural network based integrated circuit for realizing selected image analyses, II Konferencja Sieci Neuronowe i ich Zastosowania, Szczyrk, pp. 477-482, 30.04-04.05.1996.
• [18] K. Ślot, J. Kowalski, J. Pacholik, P. Dębiec, VLSI integrated circuit for realizing selected gray level image analyses: circuits test results, International Conference on Mixed Design of Integrated Circuits and Systems - MIXDES’96, Łódź, Poland, pp. 311-316, 30.05-01.06.1996.
• [19] K. Ślot, J. Kowalski, J. Pacholik, P. Dębiec, Cellular Neural Network Based VLSI Architecture for Image Processing, Proc. of 4-th IEEE International Workshop on Cellular Neural Networks and their Applications - CNNA-96, Seville, Spain, pp. 249-254, June 24-26,1996.
• [20] K. Ślot, J. Kowalski, P. Dębiec, C. Bolek, J. Pacholik, Programmable Parallel Image FIR Filter Based on The Cellular Neural Network Paradigm: Circuit Test Results, International Conference on Mixed Design of Integrated Circuits and Systems - MIXDES’98, Łódź, Poland, pp. 369-374, June 18-20, 1998.
• [21] J. Kowalski, T. Kacprzak, Continuously Adjustable MOSFET Current Amplifier, Proceedings of the 1997 European Conference on Circuits Theory and Design - ECCTD’97, Budapest, Hungary, pp. 196-199, 30.08-3.09, 1997.
• [22] J. Kowalski, T. Kacprzak, Continuously Gain Programmable CMOS Current Amplifier: Results of Circuit Measurements, XXII National Conference on Circuit Theory and Electronic Networks - KKTOiUE, Warszawa - Stare Jabłonki, Poland, Proceedings, vol. 2, pp. 343-348, October 20-23, 1999.
• [23] T. Kacprzak, J. Kowalski, Cellular Neural Network Implementation Based on Continuously Programmable Gain CMOS Current Amplifier, KWARTALNIK ELEKTRONIKI I TELEKOMUNIKACJI, 2000, 46, z. 3, ss. 321-337.