Switched-capacitor DC-DC converters in arbitrary switching mode : topologically derived resistive models based on incremental graph approach

• Autorzy: Makowski M. S.

Warianty tytułu

PL

Konwertery napięcia stałego typu C-przełączane w dowolnym trybie kluczowania : modele rezystancyjne z użyciem metod

• Konferencja: International Conference on Signal and Electronic Systems : ICSES 2012 (18-21.09.2012; Wrocław, Polska)
• Języki publikacji: EN

Abstrakty

EN

In this article we briefly reviewed literature on switched-capacitor circuits and DC models focusing on losses in slow switching mode (SSL) and in fast switching mode (FSL), in switched-capacitor converters. We give topological formulas for output voltage in terms of Fibonacci-Hessenberg matrices and for equivalent output resistances in limit modes of operation. Next we propose an improved metric on output resistance in intermediate SSL-FSL mode, in the Minkowski distance form. Unified formulas have been derived with the use of the method of Incremental Graph. Illustrative numerical examples and PSPICE measurements are presented Based on formulas given a feasibility of output resistance optimization has been demonstrated. Derived model parameters are in perfect agreement with our simulations and literature reports.

PL

W pracy dokonano krótkiego przeglądu literatury układów z przełączanymi pojemnościami, z uwzględnieniem pozycji poświęconych modelowaniu i analizie konwerterów SC napięcia stałego, w tym analizie strat na wolne (SSL) i szybkie (FSL) kluczowanie. Podano wzory i obliczenia na napięcie wyjściowe z wykorzystaniem opisu topologii układu macierzami Fibonacciego-Hessenberga oraz wzory na ekwiwalentne rezystancje wyjściowe w granicznych trybach kluczowania. Zaproponowano ulepszoną formułę na rezystancję wyjściową w pośrednim trybie kluczowania SSL-FSL, z użyciem metryki Minkowskiego. Wzory i formuły topologiczne uzyskano w oparciu o metodę grafu przyrostowego, zaproponowaną we wcześniejszych pracach autora. Pracę ilustrują przykłady obliczeń i symulacji komputerowych w programie PSPICE. Pokazano możliwości minimalizacji rezystancji wyjściowej. Wyniki obliczeń analitycznych są w doskonałej zgodności z symulacjami i doniesieniami literaturowymi.

Słowa kluczowe

EN

switched capacitor circuits; DC-DC converters; incremental graph; Fibonacci-Hessenberg matrices; Fibonacci converter; modeling; lossy models; Minkowski metric; output resistance; optimization

PL

układy z przełączanymi pojemnościami; kluczowane konwertery napięcia stałego; graf przyrostowy; macierze Fibonacciego-Hessenberga; konwerter Fibonacciego; modelowanie; modele ze stratami; metryka Minkowskiego; rezystancja wyjściowa; optymalizacja

• Wydawca: Wydawnictwo SIGMA-NOT
• Czasopismo: Elektronika : konstrukcje, technologie, zastosowania
• Rocznik: 2013
• Tom: Vol. 54, nr 2
• Strony: 7--12
• Opis fizyczny: Bibliogr. 45 poz., tab.

Twórcy

autor

Makowski M. S.

• Gdansk University of of Technology GUT, Faculty of Electronics, Telecomunications and Informatics, Gdańsk

Bibliografia

• [1] Maxwell, J. C.: A Treatise on Electricity and Magnetism, Oxford: Clarendon, 1873, pp. 420-425.
• [2] Cockcroft, J. and Walton, E.: Experiments with high velocity positive ions, (i) further developments in the method of obtaining high velocity positive ions, Proc. R. Soc. Lond., vol. A 136, pp. 619-630, 1932.
• [3] Dickson, J. F.: On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique, IEEE Journal of Solid-State Circuits, vol. 11, no. 3, pp. 374-378, June 1976.
• [4] Wolaver, D. H.: Fundamental study of dc to dc conversion systems, Ph. D. Dissertation, Massachusetts Institute of Technology, 1969.
• [5] Brugler, J. S.: Theoretical performance of voltage multiplier circuits, Solid-State Circuits, IEEE Jour. of, vol. 6, no. 3, pp. 132-135, Jun 1971.
• [6] Chen, W. K.: Applied Graph Theory. Graphs and Electrical Networks, North-Holland Publising Company, 1976.
• [7] Lin, P., Chua, L.: Topological generation and analysis of voltage multiplier circuits, Circuits and Systems, IEEE Transactions on, vol. 24, no.10, pp. 517-530, Oct 1977.
• [8] Tsividis, Y.: Analysis of switched capacitive networks, Circuits and Systems, IEEE Trans. on, vol. 26, no.11, pp. 935-947, Nov 1979.
• [9] Allen, P. E., Sanchez-Sinencio, E.: Switched Capacitor Circuits, Van Nostrand Reinhold Company, New York, 1984.
• [10] Mulawka, J. J.: Układy mikroelektroniczne z przełączanymi pojemnościami, WKiŁ, Warszawa 1987.
• [11] Erickson, R.: Synthesis of switched-mode converters, IEEE Power Electronics Specialists Conference, 1983 PESC Record, pp. 9-22.
• [12] Pietkiewicz, A., Tollik, D.: Unified topological modeling method of switching DC-DC converters in duty-ratio programmed mode, Power Electr., IEEE Trans. on, vol. PE-2, no. 3, pp. 218-226, July 1987.
• [13] Baranowski, J., Czajkowski, G.: Układy elektroniczne cz. II, Układy analogowe nieliniowe i impulsowe, WNT, Warszawa 1993.
• [14] Makowski, M. S.: On topological assumptions on PWM converters-A reexamination, Power Electronics Specialists Conference, 1993. PESC'93 Record., 24th Annual IEEE, vol., no., pp. 141-147, 20-24 Jun 1993.
• [15] Ngo, K. D. T., Webster, R.: Steady-state analysis and design of a switched-capacitor DC-DC converter, Power Electronics Specialists Conf., PESC'92 Record., IEEE, pp. 378-385 vol. 1, 29 Jun-3 Jul 1992.
• [16] Makowski, M. S., Maksimovic, D.: Performance limits of switched-capacitor DC-DC converters, Power El. Specialists Conf., PESC'95 Rec., 26th Annual IEEE, vol. 2, pp. 1215-1221 vol. 2, 18-22 Jun 1995.
• [17] Guangyong Zhu, Ioinovici, A.: Switched-capacitor power supplies: DC voltage ratio, efficiency, ripple, regulation, Circuits and Systems, 1996. ISCAS'96, pp. 553-556 vol. 1, 12-15 May 1996.
• [18] Chung, H. О. В., Ioinovici, A.: Switched-capacitor-based DC-to-DC converter with improved input current waveform, Circuits and Systems, 1996. ISCAS'96, 12-15 May 1996.
• [19] Makowski, M. S.: Readability conditions and bounds on synthesis of switched-capacitor DC-DC voltage multiplier circuits, Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, vol.44, no. 8, pp. 684-691, Aug 1997.
• [20] Arntzen, В., Maksimovic, D.: Switched-capacitor DC/DC converters with resonant gate drive, Power Electronics, IEEE Transactions on, vol. 13, no. 5, pp. 892-902, Sep 1998.
• [21] Maksimovic, D., Dhar, S.: Switched-capacitor DC-DC converters for low-power on-chip applications, Power Electronics Specialists Conference, 1999. PESC 99, vol. 1, no., pp. 54-59 vol. 1, Aug 1999.
• [22] Oota, I., Hara, N., Ueno, R.: A general method for deriving output resistances of serial fixed type switched-capacitor power supplies, Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symp. on, vol. 3, no., pp. 503-506, 2000.
• [23] Starzyk, J. A., Ying-Wei Jan, Fengjing Qiu: A DC-DC charge pump design based on voltage doublers, CAS I: Fundamental Theory and Applications, IEEE Trans, on, vol. 48, no. 3, pp. 350-359, Mar 2001.
• [24] Erickson, R. W., Maksimovic D.: Fundamentals of Power Electronics, Springer, 2011.
• [25] Cahill, N. D., D'Errico, J. R., Narayan, D. A., Narayan, J. Y.: Fibonacci determinants, The College Mathematics Journal; May 2002, 33, 3, Research Library pg. 221.
• [26] Esmaeli, M.: More on the Fibonacci sequence and Hessenberg matrices, INTEGERS: Electronic Journal of Combinatorial Number Theory 6 (2006).
• [27] Hsuan-Chu Li, Young-Ming Chen, Eng-Tjioe Tan: Counting determinants of Fibonacci-Hessenberg matrices using LU factorizations, INTEGERS 9 (2009), 467-489, #A37.
• [28] Kimball, J. W., Krein, P. T., Cahill, K. R.: Modeling of capacitor impedance in switching converters, Power Electronics Letters, IEEE , vol. 3, no. 4, pp. 136-140, Dec. 2005.
• [29] Gobbi, L., Cabrini, A., Torelli, G.: Impact of parasitic elements on CMOS charge pumps: a numerical analysis, Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on, vol., no., pp. 4 pp. 3128, 21-24 May 2006.
• [30] Górecki, K., Zarębski J.: Wyznaczanie temperatury wnętrza przyrządów półprzewodnikowych sterowanych sygnałem w. cz. (in Polish), Elektronika, 6/2006.
• [31] Janke, W.: Wybrane problemy analizy i sterowania impulsowych przetwornic napięcia stałego (in Polish), Elektronika, 11/2007.
• [32] Seeman, M. D. and Sanders S. R.: Analysis and optimization of switched capacitor dc-dc converters, IEEE Trans. Power Electron., vol. 23, no. 2, pp. 841-851, March 2008.
• [33] Seeman, M. D.: A design methodology for switched-capacitor DC-DC converters, Ph. D. Dissertation, UC at Berkeley, May 2009, available at: http://www.eecs.berkeley.edu/Pubs/TechRpts/2009/EECS-2009-78.pdf
• [34] Kobougias, I. C., Tatakis, E. C.: Optimal design of a half-wave Cock-roft-Walton voltage multiplier with minimum total capacitance, Power Electronics Specialists Conference, 2008. PESC 2008. IEEE, vol., no., pp. 1104-1109, 15-19 June 2008.
• [35] Makowski, M. S.: On performance limits of switched-capacitor multi-phase charge pump circuits. Remarks on papers of Starzyk et al., Signals and Electronic Systems, 2008. ICSES '08. International Conference on, vol., no., pp. 309-312, 14-17 Sept. 2008.
• [36] Van Breussegem, T. M., Wens, M., Geukens, E., Geys, D., Steyaert, M. S. J.: Area-driven optimisation of switched-capacitor DC/DC converters, Electronics Lett., vol. 44, no. 25, pp. 1488-1490, Dec. 2008.
• [37] Allasasmeh, Y., Gregori, S.: A performance comparison of Dickson and Fibonacci charge pumps, Circuit Theory and Design, 2009. ECCTD 2009. Europ. Conf. on, vol., no., pp. 599-602, 23-27 Aug. 2009.
• [38] Makowski, M. S.: On systematic modeling of switched capacitor DC-DC converters: Incremental graph approach, Control and Modeling (COMPEL), 2010 IEEE 12th Workshop on, pp. 1-6, 28-30 June 2010.
• [39] Gregori, S., Cabrini, A., Torelli, G.: Method for designing integrated charge pumps with minimum area, Circuits and Sys. (MWSCAS), 2010 53rd IEEE Intern. Midwest Symp. on, pp. 1033-1036, 1-4 Aug. 2010.
• [40] Tanzawa, Т.: On two-phase switched-capacitor multipliers with minimum circuit area, Circuits and Systems I: Regular Papers, IEEE Transactions on, vol.57, no.10, pp. 2602-2608, Oct. 2010.
• [41] Ben-Yaakov, S.: On the influence of switch resistances on switched-capacitor converter losses, Industrial Electronics, IEEE Transactions on, vol. 59, no. 1, pp. 638-640, Jan. 2012.
• [42] Makowski, M. S.: A note on resistive models of switched-capacitor DC-DC converters: Unified incremental-graph-based formulas given, Signals and Electronic Systems (ICSES), 2012 International Conference on, vol., no., pp. 1-4, 18-21 Sept. 2012.
• [43] Evzelman, M., Ben-Yaakov, S.: Average-current-based conduction losses model of switched capacitor converters, Power Electronics, IEEE Transactions on, vol. 28, no. 7, pp. 3341-3352, July 2013.
• [44] Azcondo, F.: Power Supplies in The Industrial Electronics Handbook. Power Electronics and Motor Drives, Electrical Eng. Handbook series, CRC Press, Wilamowski, B. M., Irwin, J., Eds., CRC Press, Feb. 2011.
• [45] Breussegem, T., Wens, M. and Steyaert, M.: Control of fully integrated DC-DC converters in CMOS analog circuit design, in Analog Circuit Design, Steyaert, M., van Roermund, A. and Baschirotto, A., Eds., Springer Netherlands, 2012, ch. 18, pp. 357-374.