D-buffer: irregular image data storage made practical

• Autorzy: Lipowski J. K.
• Języki publikacji: EN

Abstrakty

EN

Modern hardware accelerated graphics pipelines are designed to operate on data in a so called streaming model. To process the data in this model one needs to impose some restrictions on input and output argument's (most frequently represented by a two-dimensional frame buffer) memory structure. The output data regularity is obvious when we consider rasterizing hardware architecture, which draws 3D polygons using depth buffer to resolve the visible surface problem. But recently the user's needs surpass those restrictions with increasing frequency. In this work we formulate and present new methods of irregular frame buffer storage and ordering. The so called deque buffer (or D-buffer) allows us to decrease the amount of memory used for storage as well as the memory latency cost by using pixel data ordering. Our findings are confirmed by experimental results that measure the processing time, which is up to four times shorter, when compared with previous work by other authors. We also include a detailed description of algorithms used for D-buffer construction on the last three consumer-grade graphics hardware architectures, as a guide for other researchers and a development aid for practitioners. The only theoretical requirement imposed by our method is the use of memory model with linear address space.

Słowa kluczowe

EN

D-buffer; GPU; graphics memory access latency; image data storage; per-pixel ordered and dense data structure; Shader Model 3-5; fragment composition; order independent transparency

• Wydawca: Stowarzyszenie Elektryków Polskich ; Polska Akademia Nauk ; Wojskowa Akademia Techniczna im. Jarosława Dąbrowskiego
• Czasopismo: Opto-Electronics Review
• Rocznik: 2013
• Tom: Vol. 21, No. 1
• Strony: 103--125
• Opis fizyczny: Bibliogr. 44 poz., rys., il., wykr.

Twórcy

autor

Lipowski J. K.

• Institute of Computer Science, Faculty of Electronics and Information Technology, Warsaw University of Technology, 15/19 Nowowiejska Str., 00-665 Warsaw, Poland

Bibliografia

• 1. W. Hillis and G. Steele, „Data parallel algorithms”, Commun. ACM 29, 1170–1183 (1986).
• 2. E. Catmull, A subdivision algorithm for computer display of curved surfaces, PhD thesis, Dept. of Computer Science, University of Utah, 1974.
• 3. L. Carpenter, „The A buffer, an antialiased hidden surface method”, Proc. Comp. Graph., pp. 103–108, Los Angeles, 1984.
• 4. K. Myers and L. Bavoil, „Stencil routed A buffer”, Int.Conf. Computer Graphics and Interactive Techniques, San Diego, 2007.
• 5. J. Yang, J. Hensley, H. Gruen, and N. Thibieroz, „Real-time concurrent linked list construction on the GPU”, Comput. Graph. Forum 29, 1297–1304 (2010).
• 6. On-line: http://advances.realtimerendering.com/s2010/Yang,%20McKee%20-%20OIT%20and%20Indirect%20Shadows(SIGGRAPH%202010%20Advanced%20RealTime%20Rendering%20Course).pptx
• 7. On-line: http://developer.amd.com/gpu_assets/OIT%20and%20Indirect%20Illumination%20using%20DX11%20Linked%20Lists_forweb.ppsx
• 8. A. Mammen, „Transparency and antialiasing algorithms implemented with the Virtual Pixel Maps Technique”, IEEE Comput. Graph. 7, 43–55 (1989).
• 9. N. Jouppi and C.-F. Chang: „Zł: an economical hardware technique for high-quality antialiasing and transparency”, Proc. Workshop Graphics Hardware, pp. 85–93, Los Angeles, 1999.
• 10. W. Mark and K. Proudfoot, „The F-buffer: a rasterization?order FIFO buffer for multi-mass rendering”, Proc. Workshop on graphics hardware, pp. 57–64, Los Angeles, 2001.
• 11. J. Owens, W. Dally, U. Kapasi, S. Rixner, P. Mattson, and B. Mowery, „Polygon rendering on a stream architecture”, Proc. Workshop Graphics Hardware, pp. 23–32, Interlaken, 2000.
• 12. S. Rixner, W. Dally, U. Kapasi, B. Khailany, A. Lopez-Lagunas, P. Mattson, and J. Owens, „A bandwidth-efficient architecture for media processing”, Proc. 31st Int. Symp. Microarchitecture, pp. 3–13, Dallas 1998.
• 13. C. Wittenbrink, „R-buffer: a pointerless A-buffer hardware architecture”, Proc. Workshop Graphics Hardware, pp. 73–80, Los Angeles, 2001.
• 14. S. Callahan, M. Ikits, J. Comba, and C. Silva, „Hardware-assisted visibility sorting for unstructured volume rendering”, IEEE T. Vis.Compu. Gr. 5, 285–295 (2005).
• 15. L. Bavoil, S. Callahan, A. Lefohn, J. Comba, and C. Silva, „Multi-fragment effects on the GPU using the k-buffer”, Proc. Symp. Interactive 3D Graphics and Games, pp. 97–104, Seattle, 2007.
• 16. J. Lipowski, „Multi-layered framebuffer condensation: the L-buffer concept”, Lect. Notes Comput. Sci. 6375, 89–97, (2010).
• 17. On-line: http://www.opengl.org/registry/doc/glspec42.core.20110808.pdf
• 18. On-line: http://www.opengl.org/registry/specs/ARB/vertex_shader.txt
• 19. On-line: http://www.opengl.org/registry/specs/ARB/fragment_shader.txt
• 20. On-line: http://www.opengl.org/registry/specs/ARB/draw_instanced.txt
• 21. On-line: http://www.opengl.org/registry/specs/ARB/vertex_buffer_object.txt
• 22. On-line: http://www.opengl.org/registry/specs/ARB/pixel_buffer_object.txt
• 23. On-line: http://www.opengl.org/registry/specs/ARB/framebuffer_object.txt
• 24. On-line: http://www.opengl.org/registry/specs/ARB/draw_buffers.txt
• 25. On-line: http://www.opengl.org/registry/specs/ARB/texture_float.txt
• 26. On-line: http://www.opengl.org/registry/specs/ARB/occlusion_query.txt
• 27. On-line: http://www.opengl.org/registry/specs/ARB/occlusion_query2.txt
• 28. On-line: http://developer.download.nvidia.com/GPU_Programming_Guide/GPU_Programming_Guide.pdf
• 29. On-line: http://msdn.microsoft.com/en-us/library/t467de55%28v=vs.100%29.aspx
• 30. On-line: http://www.opengl.org/registry/specs/EXT/transform_feedback.txt
• 31. On-line: http://www.opengl.org/registry/specs/ARB/uniform_buffer_object.txt
• 32. On-line: http://www.opengl.org/registry/specs/ARB/texture_buffer_object.txt
• 33. On-line: http://www.opengl.org/registry/specs/ARB/geometry_shader4.txt
• 34. On-line: http://www.opengl.org/registry/specs/EXT/texture_array.txt
• 35. On-line: http://www.opengl.org/registry/specs/ARB/shader_image_load_store.txt
• 36. On-line: http://www.opengl.org/registry/specs/ARB/shader_atomic_counters.txt
• 37. On-line: http://www.opengl.org/registry/specs/ARB/viewport_array.txt
• 38. On-line: http://blog.icare3d.org/2010/07/opengl-40-abuffer-v20-linked-lists-of.html
• 39. On-line: http://msdn.microsoft.com/en?us/library/ms644904%28v=VS.85%29.aspx
• 40. On-line: http://www.opengl.org/registry/specs/ARB/timer_query.txt
• 41. On-line: http://developer.download.nvidia.com/opengl/specs/GL_NVX_gpu_memory_info.txt
• 42. On-line: ftp://graphics.stanford.edu/pub/3Dscanrep/happy/happy_recon.tar.gz
• 43. On-line: http://www.blendswap.com/3D-models/scenes/apartment-tower-floor/
• 44. On-line: http://blog.icare3d.org/2010/06/fast-and-accurate-single-pass-buffer.html