Asynchronous circuits through systemC description

• Autorzy: Damavandpeyma M. , Mohammadi S.
• Języki publikacji: EN

Abstrakty

EN

Asynchronous design is fundamentally different and not yet a well-established methodology. An important obstacle to growth of this methodology is lack of CAD tools to design circuit automatically. The starting point in developing a circuit is its modeling and simulation. At this paper we will propose an asynchronous library as extension to SystemC language to enable asynchronous circuit description at the highest level of abstraction. For this purpose, channel, join, fork, mux, demux, and merge that are basic elements of asynchronous circuits are introduced into the library. Also a tool was developed which extracts optimized control flow graph and data flow graphs from the high level description. By using proposed library modeling and designing of efficient asynchronous circuits can be done without having to deal with detail of asynchronous implementations. Extracted CFG and DFG were prepared in well-defined form that can easily be used for synthesis purpose, verification or test generation in later steps of our digital design flow.

Słowa kluczowe

EN

asynchronous circuit; SystemC; high-level modeling; CFG extraction; DFG extraction

PL

SystemC; ekstrakcja CFG; ekstrakcja DFG; modelowanie wysokiego poziomu

• Wydawca: Polish Academy of Sciences, Committee of Electronics and Telecommunication
• Czasopismo: Electronics and Telecommunications Quarterly
• Rocznik: 2008
• Tom: Vol. 54, No 4
• Strony: 493--505
• Opis fizyczny: Bibliogr. 10 poz.

Twórcy

autor

Damavandpeyma M.

autor

Mohammadi S.

• School of Electrical and Computer Engineering, University Of Teheran,

Bibliografia

• 1. C. A. R. Hoare: Communicating Sequential Processes, Communications of the ACM, vol. 21, 1978, pp. 666-677.
• 2. A. J. Martin: Programming in VLSI: From Communicating Processes to Delay-Insensitive Circuits, in Developments in Concurrency and Communication, UTYear Programming Series, pp. 1-64, 1990.
• 3. D. Edwards, A. Bardsley: Balsa: An Asynchronous Hardware Synthesis Language, The Computer Journal, Vol. 45, no. 1, pp. 12-18.
• 4. G. K. Theodoropoulos, G. K. Tsakogiannis, J. V. Woods: Occam: an asynchronous hardware description language, In EUROMICRO IEEE Conference, pp. 249-256, 1997.
• 5. K. V. Berkel: Handshake Circuits - An Asynchronous/Architecture for VLSI Programming, Cambridge University Press, 1993.
• 6. C. K. Hofer, M. Renaudinand et al: ASC, a SystemC extension for Modeling Asynchronous Systems, and its application to an Asynchronous NoC, In NOCS 2007.
• 7. E. Grimpe, F. Oppenheimer: Extending the SystemC Synthesis Subset by Object Oriented Features, In CODES + ISSS 2003.
• 8. IEEE Std 1666-2005 SystemC Language Reference Manual, December 2005.
• 9. A. Ghosh, et al.: System modeling with SystemC, In International Conference on ASIC, pp. 18-20, October 2001.
• 10. D. C. Black, J. Donovan: SystemC from the ground up, 2004, Kluwer Academic Publishers.