Statechart-based Controllers Synthesis in FPGA Structures with Embedded Array Blocks

• Autorzy: Łabiak G. , Borowik G.
• Języki publikacji: EN

Abstrakty

EN

Statechart diagrams, in general, are visual formalism for description of complex systems behaiour. Digital controllers, which act as reactive systems, can be very conveniently modeled with statecharts and efficiently synthesized in modern programmable devices. The paper presents in details syntax and semantics of statecharts and new implementation scheme. The issue of statecharts synthesis is not still ultimately solved. Main feature of the presented approach is the transformation of statechart diagrams into Finite State Machine, and through KISS format, functional decomposition and mapping into Embedded Memory Blocks. Embedded Memory are part of the modern programmable devices.

Słowa kluczowe

EN

digital controller; statechart; FSM; decomposition; FPGA; symbolic methods; embedded memory

• Wydawca: Polish Academy of Sciences, Committee of Electronics and Telecommunication
• Czasopismo: International Journal of Electronics and Telecommunications
• Rocznik: 2010
• Tom: Vol. 56, No. 1
• Strony: 13--24
• Opis fizyczny: Bibliogr. 26 poz., rys.

Twórcy

autor

Łabiak G.

autor

Borowik G.

• Computer Eng. & Electronics Dept., University of Zielona Góra, Podgórna 50, 65-246 Zielona Góra, Poland,

Bibliografia

• [1] Adamski M., Węgrzyn M.: Design of reconfigurable logic controllers from petri net-based specifications, in Discrete-Event System Design – DESDes '09 : preprints of the 4th IFAC Workshop, University of Valencia, University of Zielona Góra. Gandia Beach, Hiszpania: [B.m.], 2009, pp. 233–238.
• [2] Borowik G., Łuba T., Tomaszewicz P.: A notion of r-admissibility and its application in logic synthesis, in Discrete-Event System Design - DESDes '09 : preprints of the 4th IFAC Workshop, University of Valencia, University of Zielona Góra. Gandia Beach, Hiszpania: [B.m.], 2009, pp. 233–238.
• [3] Wiśniewski R.: Syntheis of Compositional Microprogram Control Units for Programmable Devices. Zielona Góra: University of Zielona Góra Press, Poland, Nov. 2009.
• [4] Harel D.: Statecharts: A Visual Formalism for Complex Systems, Science of Computer Programming, vol. 8, pp. 231–274, 1987.
• [5] Unified Modeling Language Specification. Version 1.4.2. ISO/IEC 19501, Object Management Group, OMG, 250 First Avenue, Needham, MA 02494, U.S.A., Apr. 2005. [Online]. Available: http://www.omg.org/cgi-bin/doc?formal/05-04-01
• [6] Drusinsky D., Harel D.: Using Statecharts for Hardware Description and Synthesis. IEEE Transaction on Computer-Aided Design, vol. 8, no. 7, pp. 798–807, Jul. 1989.
• [7] Drusinsky-Yoresh D.: A State Assignment Procedure for Single-Block Implementation of State Chart. IEEE Transaction on Computer-Aided Design, vol. 10, no. 12, pp. 1569–1576, Dec. 1991.
• [8] Ramesh S.: Efficient Translation of Statecharts to Hardware Circuits. in Proceedings of Twelfth International Conference on VLSI Design, Jan. 1999, pp. 384–389.
• [9] STATEMATE Magnum Code Generation Guide., I-Logix Inc., 3 Riverside Drive, Andover, MA 01810 U.S.A., 2001.
• [10] Buchenrieder K., Pyttel A., Veith C.: Mapping statechart models onto an FPGA-based ASIP architecture. in Proc. EURO-DAC '96, Sep. 1996, pp. 184–189.
• [11] Łabiak G.: HiCoS Homepage, http://www.uz.zgora.pl/glabiak, 2004. [Online]. Available: http://www.uz.zgora.pl/glabiak
• [12] Łabiak G. From UML statecharts to FPGA - the HiCoS approach, in Proceedings of Forum on specification & Design Languages – FDL'03, Frankfurt am Main, Sep. 2003, pp. 354–363.
• [13] Łabiak G. From statecharts to FSM-description - transformation by means of symbolic methods. in Discrete-Event System Design - DESDes '06. A proceedings volume from the 3rd IFAC Workshop, Rydzyna n. Leszno, Oct. 2006, pp. 161–166.
• [14] Borowik G., Falkowski B. J., Łuba T.: Cost-efficient synthesis for sequential circuits implemented using embedded memory blocks of fpga's, 10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, pp. 99–104, 2007.
• [15] Borowik G.: Improved state encoding for fsm implementation in fpga structures with embedded memory blocks, Electronics and Telecommunications Quarterly, vol. 54, no. 1, pp. 9–28, 2008.
• [16] von der Beeck M.: A Comparison of Statecharts Variants, in Proc. of Formal Techniques in real-Time and Fault-Tolerant Systems, Third International Symposium, ser. LNCS. Springer-Verlag, Sep. 1994, pp. 128–148.
• [17] Adamski M.: Parallel Controller Implementation using Standard PLD Software. in FPGAs, W. Moore and W. Luk, Eds. Abingdon EE&CS Books, Oct. 1991, pp. 296–304.
• [18] Łabiak G.: The use of hierarchical model of concurrent automaton in digital controller design, in polish, ISBN: 83-89712-42-3, ser. Prace Naukowe z Automatyki i Informatyki. Zielona Góra: Oficyna Wydawnicza Uniwersytetu Zielonogórskiego, 2005, vol. VI.
• [19] Sentovich E., Singh K., Lavagno L., Moon C., Murgai R., Saldanha A., Stephan P., Brayton R., Sangiovanni-Vincentelli A.:SIS: A System for Sequential Circuit Synthesis, Department of Electrical Engineering and Computer Science, University of California, Berkeley, Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA 94720, Tech. Rep. UCB/ERL M92/41, May 1992.
• [20] Somenzi F.: CUDD: CU Decision Diagram Package Release 2.4.0. WWW, Feb. 2004, department of Electrical and Computer Engineering University of Colorado at Boulder. [Online]. Available: http://vlsi.colorado.edu/ fabio/CUDD/cuddIntro.html
• [21] Łabiak G.: Symbolic States Exploration of UML Statecharts for Hardware Description, in Design of Embedded Control Systems, M. A. Adamski, A. Karatkevich, and M. Węgrzyn, Eds. Springer, 2005, pp. 73–83.
• [22] Hopcroft J. E., Ullman J. D.: Introduction to Automata Theory, Languages and Computation. Reading MA: WAddison-Wesley, 2000.
• [23] Łuba T., Borowik G., Kraśniewski A.: Synthesis of finite state machines for implementation with programmable structures, Electronics and Telecommunications Quarterly, vol. 55, no. 2, 2009.
• [24] Rawski M., Selvaraj H., Łuba T.: An application of functional decomposition in rom-based fsm implementation in fpga devices, Journal of Systems Architecture, vol. 51, pp. 424-434, 2005.
• [25] Selvaraj H., Rawski M., Łuba T.: FSM Implementation in Embedded Memory Blocks of Programmable Logic Devices Using Functional Decomposition, in Proc. of International Conference on Information Technology: Coding and Computing, Las Vegas, Apr. 2002, pp. 355-360.
• [26] Brzozowski J. A., Łuba T.: Decomposition of boolean functions specified by cubes, Journal of Multi-Valued Logic & Soft Computing, vol. 9, pp. 377-417, 2003.