Synthesis of Generalised Threshold Gates and Multi Threshold Threshold Gates

• Autorzy: Nikodem M. , Bawiec M. A. , Biernat J.
• Konferencja: International Conference on System Engineering - ICSEng (21 ; 16-18.08.2011) ; Las Vegas, USA
• Języki publikacji: EN

Abstrakty

EN

This paper presents synthesis algorithms for Generalised and Multi Threshold Threshold Gates. Both algorithms can be applied to generate circuit structures for arbitrary Boolean functions. We present gate's formal models, synthesis algorithms and complexity estimations of the resulting structures.

Słowa kluczowe

EN

threshold gates; synthesis; Boolean functions; MTTG; GTG

• Wydawca: Polish Academy of Sciences, Committee of Electronics and Telecommunication
• Czasopismo: International Journal of Electronics and Telecommunications
• Rocznik: 2012
• Tom: Vol, 58, No. 1
• Strony: 49--54
• Opis fizyczny: Bibliogr. 18 poz., wykr.

Twórcy

autor

Nikodem M.

• Institute of Computer Engineering, Control and Robotics, Wrocław University of Technology, Wybrzeże Wyspiańskiego 27, 50-370 Wrocław, Poland

autor

Bawiec M. A.

• Institute of Computer Engineering, Control and Robotics, Wrocław University of Technology, Wybrzeże Wyspiańskiego 27, 50-370 Wrocław, Poland

autor

Biernat J.

• Institute of Computer Engineering, Control and Robotics, Wrocław University of Technology, Wybrzeże Wyspiańskiego 27, 50-370 Wrocław, Poland

Bibliografia

• [1] “The international technology roadmap for semiconductors,” International roadmap committee, Tech. Rep., 2009.
• [2] M. Avedillo, J. Quintana, and H. Pettenghi, “Logic Models Supporting the Design of MOBILE-based RTD Circuits,” 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP’05), pp. 254–259, 2005.
• [3] J. N. Schulman, H. J. De Los Santos, and D. H. Chow, “Physics-based RTD current-voltage equation,” IEEE Electron Device Letters, vol. 17, no. 5, pp. 220–222, May 1996.
• [4] J. P. Sun, G. Haddad, P. Mazumder, and J. Schulman, “Resonant tunneling diodes: models and properties,” Proceedings of the IEEE, vol. 86, no. 4, pp. 641–660, apr 1998.
• [5] Z. Yan and M. J. Deen, “New RTD large-signal DC model suitable for PSPICE,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 2, pp. 167–172, February 1995.
• [6] M. Bhattacharya, S. Kulkarni, A. Gonzalez, and P. Mazumder, “A prototyping technique for large-scale RTD-CMOS circuits,” in Proceedings of the 2000 IEEE International Symposium on Circuits and Systems, vol. 1, May 2000, pp. 635–638.
• [7] J. Le, L. Pileggi, and A. Devgan, “Circuit simulation of nanotechnology devices with non-monotonic I-V characteristics,” in International Conference on Computer Aided Design, 2003. ICCAD-2003., November 2003, pp. 491–496.
• [8] K. Maezawa, T. Akeyoshi, and T. Mizutani, “Functions and applications of monostable-bistable transition logic elements (mobile’s) having multiple-input terminals,” Electron Devices, IEEE Transactions on, vol. 41, no. 2, pp. 148 –154, feb 1994.
• [9] M. J. Avedillo, J. M. Quintana, H. Pettenghi, P. Kelly, and C. Thompson, “Multi-threshold threshold logic circuit design using resonant tunnelling devices,” Electronics Letters, vol. 39, no. 21, pp. 1502–1504, Oct. 2003.
• [10] J. M. Quintana, M. J. Avedillo, and H. Pettenghi, “Rtd-based compact programmable gates,” in IEEE International Joint Conference on Neural Networks, July 2004, pp. 2637–2640.
• [11] K. Berezowski, “Compact binary logic circuits design using negative differential resistance devices,” Electronic Letters, vol. 42, no. 16, pp. 902–903, 2006.
• [12] J. I. Bergman, J. Chang, Y. Joo, B. Matinpour, J. Laskar, N. M. Jokerst, M. A. Brooke, B. Brar, and E. B. III, “RTD/CMOS nanoelectronic circuits: thin-film InP-based resonant tunneling diodes integrated with CMOS circuits,” IEEE Electron Device Letters, vol. 20, no. 3, pp. 119–122, March 1999.
• [13] M. Bawiec and M. Nikodem, “Boolean logic function synthesis for generalised threshold gate circuits,” in Proceedings of the 46th Annual Design Automation Conference, ser. DAC ’09. New York, NY, USA: ACM, 2009, pp. 83–86.
• [14] M. A. Bawiec and M. Nikodem, “Generalised threshold gate synthesis based on and/or/not representation of boolean function,” in Proceedings of the 2010 Asia and South Pacific Design Automation Conference, ser. ASPDAC ’10. Piscataway, NJ, USA: IEEE Press, 2010, pp. 861–866.
• [15] M. J. Avedillo, J. M. Quintana, and H. Pettenghi, “Self-latching operation of mobile circuits using series-connection of rtds and transistors,” IEEE Transactions on Circuits and Systems, vol. 53, no. 5, pp. 334–338, May 2006.
• [16] Y. Wei and J. Shen, “Novel universal threshold logic gate based on RTD and its application,” Microelectronics Journal, vol. 42, no. 6, pp. 851–854, 2011.
• [17] Y. Zheng and C. Huang, “Complete Logic Functionality of Reconfigurable RTD Circuit Elements,” IEEE Transactions on Nanotechnology, vol. 8, no. 5, pp. 631–642, Sep 2009.
• [18] S. Muroga, Threshold logic and its application. John Wiley & Sons, 1971.