Whirlpool SoPC Implementation : Hardware/Software Co-Design Example

• Autorzy: Krawczyk K. , Tomaszewicz P. , Rawski M.
• Konferencja: International Conference on System Engineering - ICSEng (21 ; 16-18.08.2011) ; Las Vegas, USA
• Języki publikacji: EN

Abstrakty

EN

The aim of this work was to design a System on Programmable Chip (SoPC), that implements the Whirlpool Hash Function (WHF) algorithm. An assumption of the project was to use an embedded soft-processor NIOS II controlling the whole system, which functionality was extended by a custom logic in order to improve the used algorithm efficiency. This paper presents the Whirlpool Hash Function realized in several SoPC configurations, which differ in implementation complexity and performance.

Słowa kluczowe

EN

FPGA; SoPC; soft-processor; Nios II; custom instruction; custom component; hashing function

• Wydawca: Polish Academy of Sciences, Committee of Electronics and Telecommunication
• Czasopismo: International Journal of Electronics and Telecommunications
• Rocznik: 2012
• Tom: Vol, 58, No. 1
• Strony: 21--26
• Opis fizyczny: Bibliogr.15 poz.

Twórcy

autor

Krawczyk K.

autor

Tomaszewicz P.

autor

Rawski M.

• Department of Electronics and Information Technology, Warsaw University of Technology, Nowowiejska 15/19, 00-665 Warsaw, Poland,

Bibliografia

• [1] P. Zalewski, “FPGA design and performance analysis of SHA-512, Whirlpool and PHASH hashing functions,” Master’s thesis, Rochester Institute of Technology, 2008.
• [2] S. Heath, Embedded Systems Design, Second Edition, 2nd ed. Newnes, 2002.
• [3] J. O. Hamblen and T. S. Hall, “Using system-on-a-programmable chip technology to design embedded systems,” International Journal of Computers and Their Applications, vol. 13, no. 3, pp. 142–152, 2006.
• [4] P. Barreto and V. Rijmen, “The WHIRLPOOL Hashing Function,” IEEE Trans. on CAD of Integrated Circuits and Systems, 2003. [Online]. Available: http://www.larc.usp.br/pbarreto/WhirlpoolPage.html
• [5] F. Plavec, “Soft-core Processor Design,” Master’s thesis, Department of Electrical and Computer Engineering, University of Toronto, 2004.
• [6] Altera Corporation. (2008, Jun.) Hardware Acceleration and Coprocessing. edh ed51006.pdf. [Online]. Available: http://www.altera.com/literature/hb/nios2/
• [7] Altera Corporation. (2010, Dec.) SOPC Builder User Guide. ug sopc builder.pdf. [Online]. Available: http://www.altera.com/literature/ug/
• [8] Altera Corporation. (2010, Dec.) Embedded Design Handbook. edh ed handbook.pdf. [Online]. Available: http://www.altera.com/literature/hb/nios2/
• [9] Terasic Corporation. (2010) DE2-70 User manual. DE2 70 User manual v109.pdf. [Online]. Available: http://www.terasic.com.tw
• [10] Altera Corporation. (2010, Dec.) Nios II Processor Reference Handbook. n2cpu nii5v1.pdf. [Online]. Available: http://www.altera.com/literature/hb/nios2/
• [11] P. Kitsos and O. Koufopavlou, “Whirlpool hash function: architecture and vlsi implementation,” IEEE International Symposium on Circuits and Systems, vol. 2, pp. 893–6, 2004.
• [12] Altera Corporation. (2011, Jan.) Nios II Custom Instruction User Guide. ug nios2 custom instruction.pdf. [Online]. Available: http://www.altera.com/literature/ug/
• [13] Altera Corporation. (2011, Jul.) Guidelines for Developing a Nios II HAL Device Driver. an459.pdf. [Online]. Available: http://www.altera.com/literature/an/
• [14] Altera Corporation. (2010, Aug.) Avalon Interface Specifications. mnl avalon spec.pdf. [Online]. Available: http://www.altera.com/literature/manual/
• [15] Altera Corporation. (2010, Sep.) SCFIFO and DCFIFO Megafunctions. ug fifo.pdf. [Online]. Available: http://www.altera.com/literature/ug/