The parameter driven-flexible front-end for multi-mode, multi-standard radio terminals

• Autorzy: Kliks A. , Bogucka H.
• Języki publikacji: EN

Abstrakty

EN

The key aspects of front-ends of the existing and future-developed wireless systems are discussed in this paper. The most promissing flexible front-end architectures for multi-mode, multi-standard and multi-band terminals are presented, and new trends in the evolution towards full reconfigurability of front-end architectures are depicted. Critical components of these architectures and their impact on the generalized multicarrier baseband processing are discussed.

Słowa kluczowe

EN

front-end; multi-mode; multi-standard; flexibility; homodyne; intermodulation

PL

elektronika front-end; wielomodele; elastyczność; odbiornik homodynowy; modulacja

• Wydawca: Polish Academy of Sciences, Committee of Electronics and Telecommunication
• Czasopismo: Electronics and Telecommunications Quarterly
• Rocznik: 2007
• Tom: Vol. 53, No 2
• Strony: 107--126
• Opis fizyczny: Bibliogr. 26 poz., il., rys.

Twórcy

autor

Kliks A.

autor

Bogucka H.

• Poznan University of Technology, Piotrowo 3A, 60-965 Poznań, Poland,

Bibliografia

• 1. www.ist-uranus.org
• 2. G. Gielen, E. Goris: Reconfigurable front-end architectures and A/D converters for flexible wireless transceivers for 4 G radios, IEEE 7th CAS Symposium on Emerging Technologies: Circuits and Systems for 4G Mobile Wireless Communications, June 2005.
• 3. http://bwrc.eecs.berkeley.edu/Research/MCMA/
• 4. R.R.-B. Sheen, O.T.-C. Chen: A CMOS PLL-Based Frequency Synthesizer for Wireless Communication Systems at 0.9, 1.8, 1.9 and 2.4 GHz, ISCAS, Vol. 4, May 2001, pp. 722-725.
• 5. B. Razavi: Design Considerations for Direct-Conversion Receivers, IEEE Transactions on Circuits and Systems - II: Analog and Digital Signal Processing, Vol. 44, No. 6, June 1997, pp. 428-435.
• 6. M. Hotti, J. Kaukovouri, J. Ryynänen, K. Kivekäs, J. Jussila, K. Halonen: A Direct Conversion RF Front-End for 2-GHz WCDMA and 5.8-GHz WLAN Applications, IEEE Radio Frequency Integrated Circuits Symposium, June 2003, pp. 45-48.
• 7. X. Li, M. Ismail: A Single-Chip CMOS Front-End Receiver Architecture for Multi-Standard Wireless Applications:, ISCAS, Sydney, Australia, May 2001, Vol. 4, pp. 374-377.
• 8. D. San, J. Xu: Zero-IF topology, Electronic Letters, Vol. 36, No. 12, 8th June 2000, pp. 1009-1010.
• 9. S. Spiegel, I.I.G. Kovacs: An Efficient Integration of GPS and WCDMA Radio Front-Ends, IEEE Transactions of Microwave Theory and Tech., Vol. 52, No. 4, April 2004, pp. 1125-1131.
• 10. Z. Shi, R. Rofougaran: A Single-chip and Multi-mode 2,4/5GHz RF Transceiver for IEEE 802.11 Wireless LAN, ICMMT, Aug. 2002, pp. 229-238.
• 11. A. Springer, L. Maurer, R. Weigel: RF System Concepts for Highly Integrated RFICs for W-CDMA Mobile Radio Terminals, IEEE Transactions on Microwave Theory and Techniques, Vol. 50, No.1, Jan. 2002, pp.254-267.
• 12. M. Wang, R.-B. Sheen, O.T.-C. Chen, T.Y.J. Tsen: A Dual-Band RF Front-End for WCDMA and GPS Applications, ISCAS, May 2002, pp. 113-116.
• 13. T. Burger, Q. Huang: A 13.5-mW 185-Msample/s ΔΣ Modulator for UMTS/GSM Dual-Standard IF Reception, IEEE Journal of Solid-State Circuits, Vol. 36, No. 12., Dec. 2001, pp. 1868-1878.
• 14. C. Kim, T. Jang, H. Yoo: Design of Multi-standard (IEEE 802.11a/b/g and WCDMA) RF Front-end Using Reconfigurable Mixer, Digest of Technical Papers. ICCE IEEE, June 2005, pp. 413-414.
• 15. J. Aberle, S.-H. Oh, D. Auckland, S. Rogers: Reconfigurable Antennas for Portable Wireless Devices, IEEE Antennas and Propagation Magazine, Vol. 45, No. 6, December 2003, pp. 148-154.
• 16. C.-H. Lee, S. Chakraborty, A. Sutono, S. Yoo, D. Heo, J. Laskar: Broadband Highly Integrated LTCC Front-end Module for IEEE 802.11a WLAN Applicaiotns, IEEE MTT-S Digest, 2002, pp. 1145-1148.
• 17. G. Wevers: A High IIP3 Low Noise Amplifier for 1900 MHz Applications Using the SiGe BFP620 Transistor, Applied Microwave & Wireless, Jan, 2000, pp. 64-80.
• 18. H. Zhi-yong, G. Jian-hua, G. Shu-jian, W. Gang: An Improved Look-Up Table Predistortion Techniques for HPA With Memory Effects in OFDM Systems, IEEE Transactions on Broadcasting, vol. 52, No. 1, March 2006, pp. 87-91.
• 19. K. Gulati, H. Lee: A Low-Power Reconfigurable Analog-to-Digital Converter, IEEE Journal of Solid-State Circuits, Vol. 36, No. 12, Dec. 2001, pp. 1900-1911.
• 20. M. Laddomada, F. Daneshgaran, M. Mondin, R.M. Hickling: A PC-Based Software Receiver Using a Novel Front-End Technology, IEEE Communications Magazine, Aug. 2001, pp. 136-145.
• 21. S. Mirabbasi, K. Martin: Classical and Modern Receiver Architecture, IEEE Communications Magazine, Vol. 38, Nov. 2000, pp. 132-139.
• 22. L.J. Breems, R. Rutten, G. Wetzker: A Cascaded Continuous-Time ΔΣ Modulator With 67-dB Dynamic Range in 10-MHz Bandwidth, IEEE Journal of Solid-State Circuits, Vol. 39, No. 12, Dec. 2004, pp. 2152-2160.
• 23. M. Ortmanns, F. Gerfers, Y. Manoli: A Continuous-Time Modulator With Reduced Sensitivity to Clock Jitter Through SCR Feedback, IEEE Transactions on Circuits and Systems, vol. 52, No. 5, May 2005, pp. 875-884.
• 24. K.T. Tiew, Y. Chen: DAC Compensation for Continuous-Time Delta-Sigma Modulators, ISCAS, vol. 4, May 2005, pp. 3680-3683.
• 25. http://www.imec.be
• 26. H. Hashemi, A. Hajimiri: Concurrent Multiband Low-Noise Amplifiers - Theory, Design and Applications, IEEE Transactions on Microwave Theory and Techniques, vol. 50, No. 1, January 2002.