Adaptive and Evolvable Hardware and Systems: The State of the Art and the Prospectus for Future Development

• Autorzy: Negoita M. G. , Sekanina L. , Stoica A.
• Języki publikacji: EN

Abstrakty

EN

This paper is an overview on the Evolvable Hardware (EHW) - the exciting and rapidly expanding industrial application area of the Evolutionary Computing (EC), of the Genetic Algorithms especially. The content of the work has the following structure: the first part includes generalities on industrial applications of EC, and the importance of EHW in this frame; the second part presents the outstanding technological support making possible the implementation of system adaptation in hardware. Different kind of programmable circuits arrays are introduced. The third part tackles the most known EC based methods for EHW implementation; the fourth part deals with some concrete elements of the EHW design, including the current limits in evolutionary design of digital circuits. The last part is focused on some concluding remarks with regard to future perspectives of the area. A list of references used in this work was inserted at the end.

Słowa kluczowe

EN

Evolvable Hardware (EHW); evolutionary design; reconfigurable hardware; FieldProgrammable Analogue Arrays (FPAA)

• Wydawca: Łukasiewicz Industrial Research Institute for Automation and Measurements PIAP
• Czasopismo: Journal of Automation Mobile Robotics and Intelligent Systems
• Rocznik: 2009
• Tom: Vol. 3, No. 2
• Strony: 70--75
• Opis fizyczny: Bibliogr. 16 poz., rys.

Twórcy

autor

Negoita M. G.

autor

Sekanina L.

autor

Stoica A.

• KES International, 2nd Floor, 145-157 St John Street, London, EC1V4PY, United Kingdom,

Bibliografia

• [1] Negoita Gh. M. (ed.),What is Evolvable Hardware, a Lecture , KES 2008 Post-Doc School on EHW and AHS,Zagreb, Croatia, September 2008.
• [2] Torresen J., “Evolvable Hardware The Coming Hardware Design Method?”, In: Kasabov, (ed.),Neuro-fuzzy Tools and Techniques, Springer: Heidelberg, 1997.
• [3] Negoita M.Gh., Neagu C.D., Palade V., Computational Intelligence. In: Engineering of Hybrid Systems, Springer; Heidelberg, 2004.
• [4] Negoita M.Gh., “A Modern Solution for the Technology of Preventing and Alarm Systems: EC in EHW Implementation”. In: proceedings of The Second Dunav Preving International Conference on Preventing and Alarm Systems , Belgrade, 1997, pp. 201-209.
• [5] Negoita M.Gh., Stoica A., “Evolvable Hardware (EHW) in the Framework of Computational Intelligence-Implications on Engineering Design and Intelligence of Autonomous Systems”. In: , tutorial Course, KBCS 2004, Hyderabad, India, December 2004, pp. 4-52.
• [6] Stoica A., Radu A., “Adaptive and Evolvable Hardware A Multifaceted Analysis”. In: Arslan, T., Stoica, A.,(eds.) proceedings of 2007 NASA/ESA Conference on Adaptive hardware and Systems , Edinburgh, UK, 5 -8 August, 2007, pp. 486-496.
• [7] Stoica A., Zebulum R.S.,et al. , “Evolving Circuits in Seconds: Experiments with a Stand-Alone Board-Level Evolvable System”. In: Proceedings of The 2002 NASA/DoD Conference on EHW, Alexandria, Virginia, 15 -18 July, 2002, pp. 67-74.
• [8] Zebulum R.S., Keymeulen D., Duong V., Guo X., Ferguson M.I., Stoica A., “Experimental Results in Evolutionary Fault-Recovery for Field Programmable Analog Devices”. In:Proceedings of The 2003 NASA/DoD Conference on Evolvable Hardware, Chicago, Illinois, 9 -11 July, 2003, pp. 182-188.
• [9] Mihaila D., Fagarasan F., Negoita M.Gh., Architectural Implications of Genetic Algorithms Complexity in Evolvable Hardware Implementation. In:Proceedings of the European Congress EUFIT 1996, September, Aachen, Germany, vol. 1, 1996, pp. 400-404.
• [10] Thompson A., Layzell P., Zebulum S., “Exploration in Design Space: Unconventional Electronics Design Through Artificial Evolution”,IEEE Transactions on Evolutionary Computation, vol. 3, vol. 3, 1999, pp. 167-196.
• [11] Murakawa M., “Evolvable Hardware at Functional Level”. In: Ebeling, W., Rechenberg, I., Voigt, H.-M., Schwefel, H.-P. (eds.) PPSN 1996. LNCS, vol. 1141, 1996, Springer: Heidelberg (1996) pp. 62-71.
• [12] Torresen J., “A Scalable Approach to Evolvable Hardware”, Genetic Programming and Evolvasble Machines, vol. 3, vol. 3, 2002, pp. 259-282.
• [13] Higuchi T., “Evolvable Hardware with Genetic Learning”.In: Proceedings of IEEE International Symposium on Circuits and Systems , ISCAS 1996, Atlanta, USA, 13 May 1996.
• [14] Sekanina L., “Evolutionary Design of Digital Circuits: Where are Current Limits?” In: Stoica A., Arslan T. (eds.)Proceedings of First NASA/ESA Conference on Adaptive Hardware and Systems, Istanbul, Turkey, 15 -18 June, 2006, , pp. 171-177.
• [15] Sekanina L.,Evolvable Components: From Theory to Hardware Implementation, Springer: Heidelberg, 2004.
• [16] Torresen J., Bake W.J., Sekanina L., “Recognizing Speed Limit Sign Numbers by EHW”. In: Raidl G.R., Cagnoni S., Branke J., Corne D.W., Drechsler R., Jin Y., Johnson C.G., Machado P., Marchiori E., Rothlauf F., Smith G.D., Squillero G. (eds.) EvoWorkshops 2004, LNCS, vol. 3005, 2004, Springer, Heidelberg, pp. 682-691.