Odwracalne układy programowalne

• Autorzy: Szyprowski M. , Kerntopf P.

Warianty tytułu

EN

Reversible programmable circuits

• Języki publikacji: PL

Abstrakty

PL

Pierwsze próby nawiązania w dziedzinie obliczeń odwracalnych do układów programowalnych pojawiły się w roku 2001, kiedy zademonstrowano zalety ich regularnej struktury do implementacji funkcji boolowskich za pomocą odwracalnych bramek logicznych. Od tego czasu zaproponowano kilka rozwiązań odwracalnych układów programowalnych, które nazywane są Reversible-PLA (R-PLA) i Reversible-FPGA (R-FPGA), oraz zajmowano się optymalizacją i testowaniem takich układów. W pracy przedstawiono przegląd tych rozwiązań oraz perspektywy rozwoju tej ważnej dziedziny.

EN

Reversible computation (i.e. bijective mapping) is an emerging research area. It has applications in many new areas of computer science, e.g. quantum computing, nanotechnologies, optical computing, digital signal processing, communications, bioinformatics, cryptography as well as in low power computation. This paper gives an overview of the present advances in the field of reversible programmable logic gate structures. The first part describes an attempt [8] to construct regular structures of Reversible Programmable Logic Arrays (R-PLAs). The second part focuses on construction of Reversible Field Programmable Gate Arrays [15]. Both presented approaches are based on classic Boolean PLA and FPGA design, where each building block has been constructed from reversible gates. The main drawback of the R-PLA and R-FPGA approaches is the fact that they are based on classic Boolean building blocks, which in case of reversible logic require many additional signal lines to keep the circuit reversibility. Recent advances in this area consist in reducing the number of gates, garbage signal lines and overall quantum cost of the structures. When comparing design of such circuits with known reversible circuit synthesis approaches one might expect a real breakdown in terms of the circuit size and cost when R-PLA and R-FPGA structures will be constructed directly from reversible gates without an intermediate step with classic Boolean building blocks.

Słowa kluczowe

PL

układy odwracalne; układy programowalne; R-PLA; RFPGA

EN

reversible circuits; programmable circuits; R-PLA; RFPGA

• Wydawca: Wydawnictwo PAK
• Czasopismo: Pomiary Automatyka Kontrola
• Rocznik: 2012
• Tom: R. 58, nr 7
• Strony: 644--646
• Opis fizyczny: Bibliogr. 20 poz., rys.

Twórcy

autor

Szyprowski M.

autor

Kerntopf P.

• Politechnika Warszawska, Wydział Elektroniki, Instytut Informatyki, ul. Nowowiejska 15/19, 00-665 Warszawa,

Bibliografia

• [1] De Vos A.: Reversible Computing. Fundamentals, Quantum Computing and Applications. Wiley-VCH, Berlin 2010.
• [2] Szyprowski M., Kerntopf P.: Realizacje układów odwracalnych w technologiach półprzewodnikowych. Pomiary-Automatyka-Kontrola, vol. 57, nr 8, 2011, ss. 911-813.
• [3] Perkowski M., Kerntopf P., Buller A., Chrzanowska-Jeske M., Mishchenko A., Song X., Al-Rabadi A., Jóźwiak L., Coppola A., Massey B.: Regularity and symmetry as a base for efficient realization of reversible logic circuits. Proc. 10th ACM/IEEE Int’l Workshop on Logic Synthesis, 2001, pp. 90-95.
• [4] Perkowski M., Kerntopf P., Buller A., Chrzanowska-Jeske M., Mishchenko A., Song X., Al-Rabadi A., Jóźwiak L., Coppola A., Massey B.: Regular realization of symmetric functions using reversible logic. Proc. EUROMICRO Symposium on Digital Systems Design, 2001, pp. 245-252.
• [5] Perkowski M., Al-Rabadi A., Kerntopf P., Mishchenko A., Chrzanowska-Jeske M.: Three-dimensional realization of multi-valued functions using reversible logic. Proc. 10th Int’l Workshop on Post-Binary Ultra-Large-Scale Integration Systems, 2001, pp. 47-53.
• [6] Kim S. H., Choi S.: Scalable systolic structure to realize arbitrary reversible symmetric functions. GESTS Int’l Trans. on Computer Science and Engineering (Korea), vol. 18, no. 1, 2005, pp. 27-36.
• [7] Chowdhury A. R., Nazmul R., Babu H. M. H.: A new approach to synthesize multiple-output functions using reversible programmable logic array. Proc. 19th IEEE Int’l Conf. on VLSI Design, 2006, pp. 311-316.
• [8] Thapliyal H., Arabnia H. R.: Reversible programmable logic array (RPLA) using Fredkin & Feynman gates for industrial electronics and applications. Proc. Int’l Conf. on Embedded Systems and Application, 2006, pp. 70-74.
• [9] Thapliyal H., Arabnia H. R., Vinod A. P.: Combined integer and floating point multiplication architecture (CIFM) for FPGAs and its reversible logic implementation. Proc. 49th IEEE Int’l Midwest Symposium on Circuits and Systems, 2006, vol. 2, pp. 438-442.
• [10] Lee J. J., Hwang D. G., Song G. Y.: Design of a reversible PLD architecture. Reconfigurable Computing: Architectures, Tools and Applications, LNCS, vol. 4419, Springer 2007, pp. 85-90.
• [11] Nower N., Chowdhury A. R.: Realization of systolic array using ternary reversible gates. Proc. 12 th Int’l Conf. on Computer and Information Technology, 2009, pp. 192-196.
• [12] Sayem A. S. M., Polash M. M. A., Babu H. M. H.: Design of a reversible logic block of Field Programmable Gate Array. Silver Jubilee Conf. on Communication Technologies and VLSI Design, 2009, 6 pages.
• [13] Mahammad S. N., Veezhinathan K.: Constructing online testable circuits using reversible logic. IEEE Trans. on Instrumentation and Measurement, vol. 59, no. 1, 2010, pp. 101-109.
• [14] Polash M. M. A., Sultana S.: Design of a LUT-based Reversible Field Programmable Gate Array. Journal of Computing, vol. 2, no. 10, 2010, pp. 103-108.
• [15] Sayem A. S. M., Mitra S. K.: Efficient approach to design low power reversible logic blocks for Field Programmable Gate Arrays. Proc. IEEE Int’l Conf. on Computer Science and Automation Engineering, 2011, vol. 4, pp. 251-255.
• [16] Morrison M., Ranganathan N.: Design of a reversible ALU based on novel programmable reversible logic gate structures. Proc. 2nd IEEE Computer Society Annual Symposium on VLSI, 2011, pp. 126-131.
• [17] Rahman R., Jamal L., Babu H. M. H.: Design of reversible fault tolerant programmable logic arrays with vector orientation. Int’l J. of Inform. and Comm. Technology Res., vol. 1, no. 8, 2011, pp. 337-342.
• [18] Nower N., Chowdhury A. R.: Design and analysis of a compact reversible ternary systolic array. International Journal of Computer and Electrical Engineering, vol. 3, no. 6, 2011, pp. 890-895.
• [19] Tayari M., Eshghi M.: Design of 3-input reversible programmable logic array. Journal of Circuits, Systems, and Computers, vol. 20, no. 2, 2011, pp. 283-297.
• [20] Mitra S. K., Jamal L., Mottalib M. A., Babu H. M. H.: Design and minimization of reversible programmable logic arrays. Proc. 2nd Int’l Workshop on VLSI, 2011, pp. 14-24.