

# Characterization of SOI fabrication process using gated-diode measurements and TEM studies

Jan Gibki, Jerzy Kącki, Jacek Ratajczak, Lidia Łukasiak, Andrzej Jakubowski, and Daniel Tomaszewski

**Abstract** — SOI fabrication process was characterized using electrical and TEM methods. The investigated SOI structures included partially and fully depleted capacitors, gated diodes and transistors fabricated on SIMOX substrates. From C-V and I-V measurements of gated diodes, the following parameters of partially depleted structures were determined: doping concentration in both n- and p-type regions, average carrier generation lifetimes in the region under the gate and generation velocity at top and bottom surfaces of the active layer. Structures with short lifetime were studied using a transmission electron microscope. TEM studies indicate that the quality of the active layer in the investigated structures is good. Moreover, these studies were used to verify the thicknesses determined by means of electrical characterization methods.

**Keywords** — *microelectronics, SOI technology, characterization.*

## 1. Introduction

The idea of the investigations was to use nondestructive electrical methods for determining the areas with the highest density of defects and then use TEM to determine the type of the defects. The carrier generation-recombination lifetime is the most sensitive indicator of semiconductor quality. Defects and impurities reduce carrier lifetime, therefore the structures with low lifetime were studied by TEM. The software developed by the authors enables not only carrier lifetime to be extracted from C-V and I-V characteristics but also layer thicknesses and doping concentration.


In our investigations we have used structures from two SIMOX wafers, **A** and **B**, differing in the thickness of the active layer. In both cases the gates were made of poly-Si. The structures fabricated on wafer **A** were partially depleted, while those fabricated on wafer **B** – fully depleted.

## 2. Electrical measurements


Initially the basic parameters of SOI structures were determined using C-V and I-V characteristics. The characteristics were measured simultaneously in order to reduce temperature related errors. Software with statistical methods implemented was used to reduce noise and disturbances for currents as low as  $10^{-13}$  A.

Using the method described in [1] the thicknesses of the layers were calculated from C-V characteristics. The results are presented in Table 1.

The doping concentration versus depth for partially depleted SOI devices, calculated from C-V characteristics, is presented in Figs. 1 and 2. The dotted lines are placed



**Fig. 1.** Typical doping concentration versus depth for n-type area.



**Fig. 2.** Typical doping concentration versus depth for p-type area.

at the distance of three Debye lengths from top and bottom interface, therefore the results from the region within these lines should be correct. Also the average doping concentration was calculated. The following results were obtained:  $Nd = 5.5 \div 8.6 \cdot 10^{16}$  [ $\text{cm}^{-3}$ ] for n-type area and  $Na = 7.3 \div 9.3 \cdot 10^{16}$  [ $\text{cm}^{-3}$ ] for p-type area.

Using the method described in [2–4] the generation carrier lifetime and surface generation velocity in partially depleted structures were extracted from I-V characteristics measured

Table 1  
The thicknesses calculated from C-V characteristics

Wafer	A [ $\mu\text{m}$ ]	B [ $\mu\text{m}$ ]
Gate oxide over the n-type region	0.031 $\div$ 0.0325	0.0161 $\div$ 0.0179
Gate oxide over the p-type region	0.032 $\div$ 0.033	0.0175 $\div$ 0.0177
Active layer of the n-type region	0.178 $\div$ 0.185	0.080 $\div$ 0.090
Active layer of the p-type region	0.184 $\div$ 0.196	0.0776 $\div$ 0.098




Fig. 3. Cross sectional TEM micrographs of type A SOI structures for two different magnification.




Fig. 4. Cross sectional TEM micrographs of type B SOI structures for two different magnification.

versus front gate voltage and back gate voltage. The calculation yielded generation lifetime  $\tau_g = 0.45 \mu\text{s} \div 0.6 \mu\text{s}$  and the generation velocity at the front surface  $s_g = 5.6 \div 9.1 \text{ [cm/s]}$  and the back surface  $s_b = 5.1 \div 8.4 \text{ [cm/s]}$ .

For fully depleted structures carrier recombination lifetime was calculated using the model described in [5]. The recombination time values ranged from 0.45  $\mu\text{s}$  to 0.94  $\mu\text{s}$ .

### 3. TEM studies

The structures with the minimum values of generation and recombination lifetime were investigated using TEM. The cross sectional TEM micrographs of both types of the structures A and B are presented in Figs. 3 and 4.

Although the investigated samples were prepared specifically to facilitate the observation of defects, no defects

were observed in the active silicon layer. Only poly-Si grains were visible. Thicknesses of the layers were determined from TEM micrographs. The results are presented in Table 2.

Table 2  
The thicknesses determined from TEM micrographs

Wafer	A [ $\mu\text{m}$ ]	B [ $\mu\text{m}$ ]
Gate oxide	0.030 $\div$ 0.032	0.0178 $\div$ 0.018
Active silicon layer	0.18 $\div$ 0.19	0.11 $\div$ 0.12
Buried oxide	0.40 $\div$ 0.42	0.35 $\div$ 0.42

In case of partially depleted structures the agreement between the thicknesses determined electrically and those determined with TEM is excellent. However, in case of fully depleted devices the thickness of active layer measured electrically is too low. It is possible that for this case the thicknesses of accumulation and inversion layers must be

taken account. Gate oxide thickness obtained from TEM is probably too high because of the difficulties with precise determination of the layer edges.

## 4. Conclusions

The developed methods may be used to monitor the SOI fabrication process. The fundamental parameters of SOI devices are determined including the carrier lifetime – a comprehensive indicator of process quality. The software enabling very low currents to be measured and the whole measurement system may be used in many research areas. The developed method of preparing SOI samples for TEM studies at precisely determined locations of test structures increases the probability of observing defects in which the experimenter is interested. The method may be efficiently used to examine semiconductor materials.

## Acknowledgement

This work was supported by the State Committee for Scientific Research (grant no. 8 T11B 038 15).

## References

- [1] J. Gibki, A. Jakubowski, and M. Jurczak, „Determination of thicknesses of gate oxide and active layer in SOI structures from CV measurements”, *Microelectron. Eng.*, vol. 36, pp. 371–373, 1997.
- [2] H. Seghir, S. Cristoloveanu, R. Jerisian, J. Oualid, and A.-J. Auberton-Herve, „Correlation of the leakage current and charge pumping in silicon on insulator gate-controlled diodes”, *IEEE Trans. Electron Dev.*, vol. 40, no. 6, pp. 1104–1111, 1993.
- [3] J. Gibki, A. Jakubowski, „Wyznaczenie generacyjnego czasu życia nośników mniejszościowych struktur SOI z elektrycznych charakterystyk diody z bramką”, *Elektronika*, 1998, nr 6, s. 14–18 (in Polish).
- [4] J. Gibki, A. Jakubowski, L. Lukasiak, D. Tomaszewski, and M. Korwin-Pawłowski, „Determination of doping concentration and effective carrier lifetime in SOI structures from electrical measurements of gate controlled diode”, *Electron Technol.*, vol. 32, no. 1–2, pp. 116–118, 1999.
- [5] T. Ernst, A. Vandooren, S. Cristoloveanu, T. E. Rudenko, and J. P. Colinge, „Recombination current in fully-depleted SOI diodes: Compact model and lifetime extraction”, in *Perspectives, Science and Technologies for Novel Silicon on Insulator Devices*. Kluwer Academic Publishers, 2000, pp. 213–216.

---

**Jan Gibki** received the M.Sc. degree in electronics from the Warsaw University of Technology in 1974 and the Ph.D. from Institute of the Electron Technology in 1997. From 1976 to 1982 he was working for the Military Academy as an assistant lecturer. From 1986 to 1989 he was involved in the development of methods for MOS transistors models parameters extraction in the Institute of Electron Technology, Warsaw. Since 1998 he has been working for the Institute of Microelectronics and Optoelectronics at the

Warsaw University of Technology. Currently, his main research interest is in developing method of the SOI device and technology characterization. He is the author or co-author of about 40 technical papers and communications at conferences.

e-mail: gibki@imio.edu.pw.pl

Institute of Microelectronics and Optoelectronics

Warsaw University of Technology

Koszykowa st 75

00-662 Warsaw, Poland

**Jerzy Kącki** obtained his M.Sc. degree in 1978 from the Warsaw University of Technology, Poland. In 1982 he received his Ph.D. from the same University where he worked at the Institute of Materials Science and Engineering. In 1981 he joined the Institute of Electron Technology, Warsaw, Poland, where he has been working in the field of structural characterization of processed semiconductors. In 1990 he obtained the D.Sc. degree from the Institute of Electron Technology. In 1996 he was hired for a Professor position at the Institute of Electron Technology. His main interest are process-induced defects in semiconductors which he has been studying using various electron-microscopic techniques. He has published over 100 scientific papers in international journals in the field of materials science of semiconducting materials.

e-mail: kacki@ite.waw.pl

Institute of Electron Technology

Al. Lotników st 32/46

02-668 Warsaw, Poland

**Jacek Ratajczak** obtained his M.Sc. degree in 1982 from the Warsaw University of Technology and Ph.D. degree in 1999 from the Institute of Electron Technology (IET), Warsaw, Poland. During his work at IET since 1983 he has been involved in examinations of electronic materials and devices by SEM. Presently continuing his work in the field of electron microscopy he is also involved in development of specimen preparation techniques for transmission electron microscopy and investigations of semiconductors by TEM.

e-mail: rataj@ite.waw.pl

Institute of Electron Technology

Al. Lotników st 32/46

02-668 Warsaw, Poland

**Andrzej Jakubowski** – for biography, see this issue, p. 18.

**Lidia Łukasiak, Daniel Tomaszewski** – for biography, see this issue, p. 71.