PL EN


Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników
Tytuł artykułu

Formal refinement modeling using patterns in hardware/software co-design

Autorzy
Identyfikatory
Warianty tytułu
Języki publikacji
EN
Abstrakty
EN
A co-design methodology is presented for correct stepwise refinement of abstract system architectures into lower-level implementation architectures. The methodology is based on the modeling of the basic refinement procedures (control and data related refinement) that constitute most of the system architecture implementations. The refinement models rely on the use of patterns, an idea/practice adopted from the software engineering world and adjusted to the needs of hardware-software co-design. Each pattern defines the steps that should be foilowed for the transition from an abstract system model to a more detailed one. The validity of each pattern is proved using the rules and axioms of TLA (Temporal Logic of Actions). The applicability of the presented methodology is exhibited through the use of the pattern-based refinement process in a representative design cases appearing in hardware-software co-design.
Rocznik
Strony
241--261
Opis fizyczny
Bibliogr. 19 poz.
Twórcy
autor
  • Institute of Communication and Computer Science (ICCS), Zographou Campus, Heroon Polytechniou 9, Athens, Greece, tsasakou@in.gr
Bibliografia
  • [1] C. Alexander, The Timeless Way of Building, Oxford University Press, New York, 1979.
  • [2] D.Gajski, N.Dutt, A. C-H Wu, S. Y-L Lin, “HIGH-LEVEL SYNTHESIS Introduction to Chip and System Design “, Kluwer Academic Publishers, 1992.
  • [3] David A. Patterson and John L. Henessey, Computer Architecture: A Quantitative Approach, 3rd Edition, MK. Publishers, 2003.
  • [4] E. Gamma, R. Helm, R. Johnson, J. Vlissides, Design Patterns: Elements of re-usable object oriented software, Addison-Wesley, 1995
  • [5] ETSI, Draft prETS 300 175-3, RES; DECT; CI; Part 3: Medium Access Control (MAC) Layer, Second Edition, July 1995.
  • [6] Frederic Bauchot, Stephane Decrauzat, Gerad Marmigere, Lazaros Merakos, Nikos Passas, MASCARA, a MAC Protocol for Wireless ATM, ACTS Mobile Summit, 1996, 647-651.
  • [7] Henry Chang, Larry Cooke, Merril Hunt, Grant Martin, Andrew McNelly and Lee Todd, Surviving the SoC revolution, Kluwer Academic Publishers, 1999.
  • [8] Jane W.S. Liu, Real Time Systems, Prentice-Hall, 2000.
  • [9] Jie Gong, Daniel Gajski, Smita Bakshi, Model Refinement for Hardware-Software Co-design, ACM Transactions on Design Automation of Electronic Systems, January 1997, Vol. 2, No 1, 22-41.
  • [10] Junyu Peng, Samar Abdi, Daniel Gajski, Automatic Model Refinement for Fast Architecture Exploration, VLSI Design 2002, 332-337.
  • [11] Kurt Keutzer, Sharad Malik, Richard Newton, Jan Rabaey and A. Sangiovanni-Vincentelli, System-Level Design: Orthogonalization of Concerns and Platform based design, IEEE Transactions on Computer-Aided design of integrated circuits and systems, vol 19, no 12, December 2000, 1523-1543.
  • [12] L. Lamport, The Temporal Logic of Actions, ACM Transactions on Programming Languages and Systems, Vol. 16, No. 3. May 1994, 872-923.
  • [13] Mark Moriconi and Xiaolei Qian, Correctness and Composition of Software Architectures, Proceedings of ACM SIGSOFT'94: Symposium on Foundations of Software Engineering, December, 1994, 164-174.
  • [14] Mark Moriconi, Xiaolei Qian, and R. A. Riemenschneider, Correct Architecture Refinement, IEEE Transactions on Software Engineering, April, 1995, Volume 21, Number 4, 356-372.
  • [15] Nikos S. Voros, Sofia Tsasakou, Carlos Valderrama, Sabiha Arab, Alex Birbas and Anastasia Andritsou, Hardware-Software Co-design of embedded systems using multiple formalisms for application development, Proceedings of ''2nd FORTE XI/PSTV XVIII" Conference, Paris, France, 1998, 387-403.
  • [16] OMI/MCC, Hardware Software Co-design Study Report, October 1996.
  • [17] R. Marcano, Formalizing patterns applicability: An approach based on UML and B, Automated Software Engineering (ASE 2000) Doctoral Symposium, Grenoble, France, September 2000, Technical report number PI-1353,IRISA.
  • [18] S. Tsasakou, C. Dre, H. Karathanasis, High-level description of the DECT/MAC layer, CODAC ESPRIT project (EP24129).
  • [19] Samar Abdi, Dongwan Shin, Daniel Gajski, Automatic communication refinement for system level design, DAC 2003, 300-305.
Typ dokumentu
Bibliografia
Identyfikator YADDA
bwmeta1.element.baztech-article-BPP1-0049-0031
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.