Quasi two-level operation of a five-level inverter

• Autorzy: Grain A. , Finney S. , Williams B. , Massoud A.

Warianty tytułu

PL

Quasi-dwupoziomowe działanie falownika pięciopoziomowego

• Języki publikacji: EN

Abstrakty

EN

In this paper a five-level inverter operational mode termed quasi two-level operation is proposed. The multilevel capacitors function in a soft clamping mode where capacitor voltage balancing is maintained by varying the transient dwell time at each level. Two balancing techniques are proposed. The first is based on the selection of suitable resistors to be connected across each dc link capacitor in order to maintain balance. The second method is based on varying the dwell time at the intermediate nodes of the dc link capacitors. The validity of the operational mode and the two proposed balancing techniques are confirmed by simulations and experiments.

PL

W artykule zaproponowano tryb działania falownika pięciopoziomowego, określany jako quasi-dwupoziomowy. Wielopoziomowe kondensatory działają w trybie łagodnej stabilizacji poziomu, w ten sposób, że wyrównywanie napięcia kondensatora następuje przez różnicowanie przejściowego czasu trwania na każdym z poziomów. Zaproponowano dwie techniki wyrównywania napięć. Pierwsza z nich oparta jest na wyborze odpowiednich rezystorów dołączonych do kondensatorów w obwodzie DC. Druga metoda polega na różnicowaniu czasów, w których kondensatory obwodu DC są dołączone do węzłów pośrednich. Poprawność quasi-dwupoziomowego trybu działania oraz zaproponowane dwie techniki balansowania zostały potwierdzone symulacyjnie i eksperymentalnie.

Słowa kluczowe

EN

five-level inverter; quasi two-level mode; balancing techniques of voltages

PL

falownik pięciopoziomowy; tryb quasi-dwupoziomowy; techniki wyrównywania napięcia

• Wydawca: Wydawnictwo SIGMA-NOT
• Czasopismo: Przegląd Elektrotechniczny
• Rocznik: 2007
• Tom: R. 83, nr 10
• Strony: 120--125
• Opis fizyczny: Bibliogr. 14 poz., rys., wykr.

Twórcy

autor

Grain A.

autor

Finney S.

autor

Williams B.

autor

Massoud A.

• Strathclyde University, Glasgow,

Bibliografia

• [1] G.Sinha and T. Lipo, “A four-level inverter based drive with passive front end,” IEEE Trans. on Power Electronic, Vol. 1, No. 2, March 2000, pp. 285-294.
• [2] A.Jouanne et al., “A multilevel inverter approach providing dc-link balancing, ride-through enhancement, and common mode voltage elimination,” IEEE Trans. Ind. Electronic, Vol. 49, No. 4, August 2002, pp. 739-745.
• [3] C.Newton and M. Sumner, “A novel arrangement for balancing the capacitor voltages of a five level diode clamped inverter,” IEE Conf. Power Electronics and Variable Speed Drives, No. 456, 21-23 Sept. 1998, pp. 465-470.
• [4] C.Newton and M. Sumner, “Novel technique for maintaining balanced internal DC link voltage in diode clamped five-level inverters,” IEE Proc. Electr. Power App. Vol. 146, No. 3, May 1999, pp. 341-349.
• [5] J.Pou et al., “Voltage balance limits in four-level diode-clamped converters with passive front end,” IEEE Trans. Ind. Electronic, Vol. 52, No.1, pp. 1990-196, Feb. 2005.
• [6] J.Pou et al., “Voltage balancing strategies for diode-clamped multilevel converters,” 35th Ann. IEEE PESC, pp. 3988-3993, Aachen, Germany, 2004.
• [7] N.Celnovic et al., “A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters,” IEEE Trans. Power Electronic, Vol. 15, No. 2, March 2000, pp. 242-249.
• [8] J.Pou et al., “Evaluation of the low frequency neutral-point voltage oscillations in the three-level inverter,” IEEE Trans., Ind. Electronic, Vol. 52, No. 6, March 2005, pp. 1582-1588
• [9] S.Busquets-Monge et al., “ The nearest three virtual space vector PWM- A modulation for comprehensive neutral-point balancing in three-level NPC inverter,” IEEE Power Electronic Letters, Vol. 2, No. 1, March 2004, pp. 11-15.
• [10] K.Yamanaka et al., “A novel neutral point potential stabilization technique using the information of output current polarities and voltage vector,” IEEE Trans. Ind. Electronic, Vol. 38, No. 6, Nov/Dec 2002, pp. 1582-1588.
• [11] G.Sinha and T. Lipo, “A four-level rectifier-inverter system for drive applications,” IEEE. Ind. Application magazine, Jan/Feb 1998, pp. 66-74.
• [12] M.Marchesnoni and P. Tenca, “Diode-clamped multilevel converters: A practical way to balance dc-link voltages,” IEEE Trans., Ind. Electronic, Vol. 49, No. 4, August 2002, pp. 752-756.
• [13] Z.Pan and F.Z. Pang, “ Harmonics optimization of the voltage balancing control for multilevel converter/inverter systems,” IEEE Trans. on Power Electronic, Vol. 21, No. 1, January 2006, pp. 211-218.
• [14] Z.Pan et al., “ Voltage balancing control of diode-clamped multilevel rectifier /inverter systems,” IEEE Trans, Ind. Application, Vol. 41, No. 6, Nov/Dec 2005, pp. 1698-1706.