Powiadomienia systemowe
- Sesja wygasła!
- Sesja wygasła!
Identyfikatory
Warianty tytułu
Filtr FLF z liniową fazą pracujący w trybie prądowym typu "gain-boost" w technologii CMOS 0.18um
Języki publikacji
Abstrakty
The design and implementation of a CMOS continuous-time follow-the-leader-feedback (FLF) filter is described. The filter is implemented using a fully-differential linear, low voltage and low power consumption operational transconductance amplifier (OTA) based on a source degeneration topology. PSpice simulations using a standard TSMC 0.18um CMOS process with 2V power supply have shown that the cut-off frequency of the filter ranges from 55MHz to 160MHz and dynamic range is about 45dB. The group delay is less than 5% over the whole tun-ing range; the maximum power consumption is 15mW only.
W artykule przedstawiono projekt i implementację w technologii CMOS filtru FLF (follow-the-leader-feedback) z czasem ciągłym. Filtr został zaimplementowany z wykorzystaniem różnicowych liniowych niskonapięciowych transkonduktorów (OTA) o małym poborze mocy. Symulacje PSpice wykorzystujące parametry standardowego procesu TSMC 0,18[mi]m CMOS z napięciem zasilania 2V wykazały że częstotliwość odcięcia filtru zawiera się w granicach od 55 MHz do 160 MHz, a dynamika wynosi około 45 dB. Opóźnienie grupowe jest mniejsze od 5% w całym zakresie strojenia, a maksymalny pobór mocy wynosi zaledwie 15mW.
Rocznik
Tom
Strony
35--42
Opis fizyczny
Bibliogr. 11 poz., rys., tab.
Bibliografia
- [1] G. Bollati, S. Marchese, M. Demicheli, and R. Castello, "an eighth-order CMOS law-pass filter with 30-120 MHz tuning range and programmable boost," IEEE Journal of Solid-State Circuit, Vo1.36, No 7, July 2001
- [2] H. W. Su and Y. Sun, "A CMOS 100MHz continuous-time seventh-order 0.05° equiripple linear phase leap frog multiple loop feedback Gm-C filter," IEEE Proc. ISCAS, Vo1.2, pp. 17-20, May 2002
- [3] M. Hasan and Y. Sun, "A 2V 0.25[mi]m CMOS fully-differential seventh-order equiripple linear phase LF filter," Proc. IEEE ISCAS, Japan, May 2005
- [4] W. Dehaene, M. S. J. Steyaert, and W. Sansen, "A 50-MHz standard CMOS pulse equalizer for hard disk read channels," IEEE 1. Solid-State Circuits, Vo1.32, No.7, pp. 977-988, July 1997
- [5] J. S. Martinez, J. Adut, M. Robinson and Rokhsaz, "A 60mW 200MHz continuous-time seventh-order linear phase filter with on-chip automatic tuning system," IEEE J. Solid-State Circuits, Vol. 38, No. 2, pp. 216-225, Feb. 2003
- [6] I. Mehr and D. R. Welland, "A CMOS continuous-time Gm-C filter for PRML read channel applications at 150Mb/s and beyond," IEEE J. Solid-State Circuits, Vol. 32, No. 4, pp.499-513, April1997
- [7] J. Ramirez-Angulo and E. Sanchez-Sinencio, "Current-mode continuous-time filters: two design approaches," IEEE Trans. Circ. Syst.-II, Vo1.39, No. 6, pp. 337-341, June 1992
- [8] F. Krummenacher and N. Joehl, "A 4-MHz CMOS continuous-time filter with on-chip automatic tuning," IEEE J. Solid-State Circuits, Vol. 23, No.16, June 1988
- [9] Y. Sun and J. K. Fidler, "Generai current-mode MLF MO-OTA-C filters," Proc. ECCTD, Circuit Theory and Design, Vo1.2, pp. 803-805, Italy, Aug. 1999
- [10] Y. Sun and J. K. Fidler, "Current-mode OTA-C realization of arbitrary filter characteristics," Electronics Letters, Vol. 32, No. 13, 20th June 1996
- [11] The MOSIS Service, "Wafer Electrical Test Date and SPICE Model Parameters" http://www.mosis.org/test/
Typ dokumentu
Bibliografia
Identyfikator YADDA
bwmeta1.element.baztech-article-BPG5-0029-0003